Atomic Level to Device Level Simulation of Transistor's Reliability

被引：0
|
作者：
Liu, Yue-Yang [1 ]
机构：
[1] Chinese Acad Sci, Inst Semicond, Beijing, Peoples R China
来源：
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024 | 2024年
关键词：
reliability; first-principles calculation; multiscale simulation;
D O I：
10.1109/ISEDA62518.2024.10617621
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Reliability simulation and design is becoming more and more important with the shrinking of device size and advancing of device architecture. However, the traditional simulation tools are not catching up with the increasing demand on accuracy and universality, due to the strong reliance on empirical/fitted parameters and oversimplified/phenomenological models. It is highly anticipated to improve the traditional tools by integrating with atomistic simulations and by developing more accurate physical models for various reliability issues.
引用
收藏
页码：42 / 43
页数：2
相关论文
共 50 条
  • [21] Statistical evaluation of device-level electromigration reliability
    Gall, M
    Capasso, C
    Jawarani, D
    Hernandez, R
    Kawasaki, H
    Ho, PS
    STRESS INDUCED PHENOMENA IN METALLIZATION - FOURTH INTERNATIONAL WORKSHOP, 1998, (418): : 483 - 494
  • [22] Accurate Simulation of Transistor-Level Variability for the Purposes of TCAD-Based Device-Technology Cooptimization
    Gerrer, Louis
    Brown, Andrew R.
    Millar, Campbell
    Hussin, Razaidi
    Amoroso, Salvatore Maria
    Cheng, Binjie
    Reid, Dave
    Alexander, Craig
    Fried, David
    Hargrove, Michael
    Greiner, Ken
    Asenov, Asen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) : 1739 - 1745
  • [23] Transistor-level timing analysis using embedded simulation
    Kulshreshtha, P
    Palermo, R
    Mortazavi, M
    Bamji, C
    Yalcin, H
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 344 - 348
  • [24] A new approach for parallel simulation of VLSI circuits on a transistor level
    Frohlich, N
    Riess, BM
    Wever, UA
    Zheng, QH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (06) : 601 - 613
  • [25] Parallel Full-Chip Transient Simulation at Transistor Level
    Peng, He
    Rouz, Khosro
    Borah, Manjit
    Cheng, Chung-Kuan
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 221 - +
  • [26] New approach for parallel simulation of VLSI circuits on a transistor level
    Technical Univ of Munich, Munich, Germany
    IEEE Trans Circuits Syst I Fundam Theor Appl, 6 (601-613):
  • [27] Parallel Transistor Level Full-Chip Circuit Simulation
    Peng, He
    Cheng, Chung-Kuan
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 304 - 307
  • [28] SWITCH-LEVEL SIMULATION AND THE PASS TRANSISTOR EXOR GATE
    SVENSSON, C
    TJARNSTROM, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 994 - 997
  • [29] Experiment and Simulation of Transistor Level Fault Model of IDDT Test
    Jiang, Shuyan
    Xie, Yongle
    Yu, Dajin
    Luo, Gang
    2009 INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES, 2009, : 133 - +
  • [30] Efficient Simulation for Large Scale Transistor Level Electrostatic Discharge Analysis and Simulation
    He, Qing
    Au, William
    Korobkov, Alexander
    Venkateswaran, Subramanian
    2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016, : 191 - 195
12345