FPGA-Based High-Performance Network Impairment Emulator

被引：0
|
作者：
Duan, Dexuan [1 ,2 ]
Wang, Xinshuo [1 ,2 ]
Li, Lin [1 ,2 ]
Liu, Lei [1 ,2 ]
机构：
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, 21 North Fourth Ring Rd, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, 19 A Yuquan Rd, Beijing 100049, Peoples R China
来源：
ELECTRONICS | 2024年 / 13卷 / 24期
关键词：
FPGA; impairment; network; WAN emulation;
D O I：
10.3390/electronics13244998
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
With the rapid growth of Wide Area Networks (WANs) and advancements in 5G, cloud computing, and IoT, networks face higher demands for low cost, high capacity, reliability, and security. To ensure these requirements, network impairment emulators have become essential tools for testing and optimizing network performance under various conditions. This paper presents an FPGA-based Network Impairment Emulator (FNIE) that accurately emulates packet loss, reordering, and delay with high throughput and low cost. FNIE can achieve up to 100 Gbps throughput, with a configurable packet loss rate ranging from 0.001% to 100%, with a resolution as fine as 0.001%. It also supports up to 64 descriptor queues for reordering, a maximum reordering extent of 511, and emulates delays from 1 mu s to 1 s.
引用
收藏
页数：14
相关论文
共 50 条
  • [21] An FPGA-based real quantum computer emulator
    Pilch, Jakub
    Dlugopolski, Jacek
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (01) : 329 - 342
  • [22] An FPGA-based real quantum computer emulator
    Jakub Pilch
    Jacek Długopolski
    Journal of Computational Electronics, 2019, 18 : 329 - 342
  • [23] High-Throughput FPGA-based Emulator for Structured LDPC Codes
    Angarita, Fabian
    Torres, Vicente
    Perez-Pascual, Asuncion
    Valls, Javier
    2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 404 - 407
  • [24] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [25] FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 60 - 72
  • [26] High-Performance Computation of LGCA Fluid Dynamics on an FPGA-Based Platform
    Du, Changdao
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2020 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS (ICCCS 2020), 2020, : 520 - 525
  • [27] FACL: A Flexible and High-Performance ACL engine on FPGA-based SmartNIC
    Jia, Chengjun
    Li, Chenglong
    Li, Yifan
    Hu, Xiaohe
    Li, Jun
    2022 IFIP NETWORKING CONFERENCE (IFIP NETWORKING), 2022,
  • [28] Development of an FPGA-based high-performance servo drive system for PMSM
    Cui, Naizheng
    Yang, Guijie
    Liu, Yajing
    Zhao, Pinzhi
    ISSCAA 2006: 1ST INTERNATIONAL SYMPOSIUM ON SYSTEMS AND CONTROL IN AEROSPACE AND ASTRONAUTICS, VOLS 1AND 2, 2006, : 881 - +
  • [29] A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL DIAGNOSIS
    Chowdhury, Shubhajit Roy
    Saha, Hiranmay
    IEEE MICRO, 2008, 28 (05) : 38 - 52
  • [30] High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
    Ullah, Salim
    Rehman, Semeen
    Shafique, Muhammad
    Kumar, Akash
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (02) : 211 - 224
12345