PLACEMENT ALGORITHM FOR A GATE ARRAY LSI.

被引：0

作者：

Harada, Ikuo ^{[1
]}

Kimoto, Tsutomu ^{[1
]}

Tsukiyama, Shuji ^{[1
]}

Shirakawa, Isao ^{[1
]}

机构：

[1] Osaka Univ, Faculty of Engineering,, Suita, Jpn, Osaka Univ, Faculty of Engineering, Suita, Jpn

来源：

Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1985年 / 68卷 / 09期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

页码：51 / 59

共 50 条

[41] AUTOMATIC PLACEMENT AND ROUTING TECHNIQUES FOR GATE ARRAY AND STANDARD CELL DESIGNS
BRADY, HN
PROCEEDINGS OF THE IEEE, 1987, 75 (06) : 797 - 806
[42] Timing-driven placement for heterogeneous field programmable gate array
Hu, Bo
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 551 - 556
[43] AN EFFICIENT TWO-DIMENSIONAL PLACEMENT ALGORITHM FOR THE MASTER-SLICE LSI LAYOUT
GOTO, S
NEC RESEARCH & DEVELOPMENT, 1982, (65): : 24 - 32
[44] I2L: TODAY`S VERSATILE VEHICLE FOR TOMORROW`S CUSTOM LSI.
Altstein, Joel
EDN, 1975, 20 (04): : 34 - 38
[45] REPLACE: AN INCREMENTAL PLACEMENT ALGORITHM FOR FIELD PROGRAMMABLE GATE ARRAYS
Leong, David
Lemieux, Guy G. F.
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 154 - +
[46] REDUNDANCY IN LSI MEMORY ARRAY
CHEN, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (05) : 291 - &
[47] AN LSI ADAPTIVE ARRAY PROCESSOR
KONDO, T
NAKASHIMA, T
AOKI, M
SUDO, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (02) : 147 - 156
[48] AN LSI ADAPTIVE ARRAY PROCESSOR
SUDO, T
NAKASHIMA, T
AOKI, M
KONDO, T
ISSCC DIGEST OF TECHNICAL PAPERS, 1982, 25 : 122 - &
[49] LSI GATE ARRAYS, MSIS AND SRAMS
GONAUSER, E
KOSLER, E
RAUSCHERT, R
SCHON, KR
UNGER, B
WERNER, WM
SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1988, 17 (05): : 215 - 220
[50] EFFICIENT TWO-DIMENSIONAL PLACEMENT ALGORITHM FOR THE MASTER-SLICE LSI LAYOUT.
Goto, Satoshi
NEC Research and Development, 1982, (65): : 24 - 32

← 1 2 3 4 5 →