PLACEMENT ALGORITHM FOR A GATE ARRAY LSI.

被引：0
|
作者：
Harada, Ikuo [1 ]
Kimoto, Tsutomu [1 ]
Tsukiyama, Shuji [1 ]
Shirakawa, Isao [1 ]
机构：
[1] Osaka Univ, Faculty of Engineering,, Suita, Jpn, Osaka Univ, Faculty of Engineering, Suita, Jpn
来源：
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1985年 / 68卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：51 / 59
相关论文
共 50 条
  • [11] LAYOUT - PARTITIONING METHOD FOR MSI AND LSI.
    Brinkmann, K.D.
    Mlynski, D.A.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1977, : 160 - 163
  • [12] Solve gate array placement using an improving genetic algorithm
    Liu, Feng
    Chen, Guo-Liang
    Liu, Hong
    Xiaoxing Weixing Jisuanji Xitong/Mini-Micro Systems, 2002, 23 (03):
  • [13] PHOTOMASK ARRAY PLACEMENT ON SLICES IN LSI PROCESSING
    TASCH, AF
    PORTER, VR
    MICROELECTRONICS AND RELIABILITY, 1973, 12 (06): : 539 - 545
  • [14] CIRCUIT COMPARISON SYSTEM FOR BIPOLAR LINEAR LSI.
    Sakata, Takeshi
    Kishimoto, Aritoyo
    Inoue, Tomoko
    Sukawa, Keiko
    Ikeno, Ikuko
    Tsutsumi, Yasuo
    NEC Research and Development, 1986, (80): : 86 - 96
  • [15] MOSSIM: A SWITCH-LEVEL SIMULATOR FOR MOS LSI.
    Bryant, Randal E.
    Proceedings - Design Automation Conference, 1981, : 786 - 790
  • [16] LEAPFROG AHEAD WITH STANDARD-FAMILY MSI/LSI.
    Cushman, Bob
    EDN, 1973, 18 (07) : 30 - 38
  • [17] STACKED ANALOG - I2L LSI.
    Kaneko, Kenji
    Okabe, Takahiro
    Nagata, Minoru
    Ogura, Setsuo
    Furihata, Makoto
    Matsumoto, Keizo
    1600, (67):
  • [18] LAYOUT SYSTEM FOR THE RANDOM LOGIC PORTION OF MOS LSI.
    Shirakawa, Isao
    Okuda, Noboru
    Harada, Takashi
    Tani, Sadahiro
    Ozaki, Hiroshi
    Jahrbuch der Schiffbautechnischen Gesellschaft, 1980, : 92 - 99
  • [19] WHAT ELECTRON-BEAMS CAN DO FOR LSI.
    Geshner, Robert A.
    RCA Engineer, 1980, 26 (02): : 18 - 23
  • [20] 0.25 mu m CMOS/SIMOX gate array LSI
    Ino, M
    Sawada, H
    Nishimura, K
    Urano, M
    Suto, H
    Date, S
    Ishihara, T
    Takeda, T
    Kado, Y
    Inokawa, H
    Tsuchiya, T
    Sakakibara, Y
    Arita, Y
    Izumi, K
    Takeya, K
    Sakai, T
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 86 - 87
12345