PLACEMENT ALGORITHM FOR A GATE ARRAY LSI.

被引：0
|
作者：
Harada, Ikuo [1 ]
Kimoto, Tsutomu [1 ]
Tsukiyama, Shuji [1 ]
Shirakawa, Isao [1 ]
机构：
[1] Osaka Univ, Faculty of Engineering,, Suita, Jpn, Osaka Univ, Faculty of Engineering, Suita, Jpn
来源：
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi) | 1985年 / 68卷 / 09期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
14
引用
收藏
页码：51 / 59
相关论文
共 50 条
  • [31] HIGH PRESSURE OXIDATION OF SILICON AND ITS APPLICATION TO FABRICATION OF MOS LSI.
    Miyoshi, Hirokazu
    Hirayama, Makoto
    Tsubouchi, Natsuro
    Abe, Haruhiko
    Japan Annual Reviews in Electronics, Computers & Telecommunications, 1982, 1 : 82 - 99
  • [32] A 6K GAAS GATE ARRAY WITH FULLY FUNCTIONAL LSI PERSONALIZATION
    PECZALSKI, A
    LEE, G
    BETTEN, WR
    SOMAL, H
    PLAGENS, M
    BIARD, JR
    BURROWS, I
    GILBERT, BK
    THOMPSON, RL
    NAUSED, BA
    KARWOSKI, SM
    SAMSON, ML
    ZAHN, SK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 581 - 590
  • [33] An online task placement algorithm using Hilbert curve for a partially reconfigurable field programmable gate array
    Joseph, Senoj
    Baskaran, K.
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [34] NITRIDE SELF-ALIGNED (NSA) PROCESS FOR BIPOLAR IC/LSI.
    Komatsu, Shigeru
    Koyanagi, Tsutomu
    Ito, Takao
    Toshiba review International ed., 1983, (143): : 36 - 40
  • [35] Optimization of contact hole lithography for 65-nm node logic LSI.
    Setta, Yuji
    Futatsuya, Hiroki
    Sagisaka, Atsushi
    Chijimatsu, Tatsuo
    Minami, Takayoshi
    Sugimoto, Fumitoshi
    Ishikawa, Seiichi
    Asai, Satoru
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U2279 - U2286
  • [36] Cooperative Encoding Strategy for Gate Array Placement on Integrated Circuits
    Wang, Hongbo
    Su, Qingdong
    Deng, Guangping
    Tu, Xuyan
    PROCEEDINGS OF 2018 IEEE 17TH INTERNATIONAL CONFERENCE ON COGNITIVE INFORMATICS & COGNITIVE COMPUTING (ICCI*CC 2018), 2018, : 567 - 574
  • [37] LSI CHIP PROVIDES 600-GATE ARRAY IN SEMI-CUSTOM SETUP
    不详
    ELECTRONICS, 1978, 51 (21): : 67 - 68
  • [38] Power minimisation during field programmable gate array placement
    Vorwerk, K.
    Kennings, A.
    Pevzner, V.
    Kundu, A.
    Raman, M.
    Dunoyer, J.
    Hsu, Y. -C.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (03): : 170 - 183
  • [39] An evolutionary approach for symmetrical field programmable gate array placement
    Yang, M
    Almaini, AEA
    Wang, L
    Wang, P
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 143 - 146
  • [40] Online placement and scheduling algorithm for reconfigurable cells in self-repairable field-programmable gate array systems
    Pradeep, C.
    Eapen, Madhuri Elsa
    Joby, P. P.
    Kizhakkethottam, Jubilant J.
    COMPUTERS & ELECTRICAL ENGINEERING, 2018, 67 : 836 - 850
12345