Test Generation for Stuck-on Faults in Pass-Transistor Logic SPL and Implementation of DFT Circuits

被引：0
|
作者：
Shinogi, Tsuyoshi
Hayashi, Terumine
Taki, Kazuo
机构：
[1] Graduate School of Engineering, Mie University, Tsu, 514-8507, Japan
[2] Faculty of Engineering, Kobe University, Kobe, 657-8501, Japan
来源：
Systems and Computers in Japan | 1999年 / 30卷 / 07期
关键词：
D O I：
10.1002/(SICI)1520-684X(19990630)30:73.0.CO;2-9
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：55 / 67
相关论文
共 43 条
  • [31] TEST PATTERN GENERATION FOR STUCK-OPEN FAULTS USING STUCK-AT TEST SETS IN CMOS COMBINATIONAL-CIRCUITS
    LEE, HK
    HA, DS
    KIM, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 345 - 350
  • [32] Leakage Reduction of P-Type Logic Circuits Using Pass-Transistor Adiabatic Logic with PMOS Pull-Up Configuration
    Jiang, Jintao
    Ye, Lifang
    Hu, Jianping
    QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 73 - 78
  • [33] Minimal Test Set Generation for Input Stuck-at and Bridging Faults in Reversible Circuits
    Handique, Mousum
    Deka, Jantindra Kr
    Biswas, Santosh
    Dutta, Kamalika
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 234 - 239
  • [34] AN ALGORITHM TO GENERATE COMPLETE TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS
    TUNG, LJ
    KERNS, DV
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1988, 325 (01): : 133 - 142
  • [35] On the Generation of Waveform-Accurate Hazard and Charge-Sharing Aware Tests for Transistor Stuck-Off Faults in CMOS Logic Circuits
    Burchard, Jan
    Erb, Dominik
    Reddy, Sudhakar M.
    Singh, Adit D.
    Becker, Bernd
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2152 - 2165
  • [36] Using Boolean Tests to Improve Detection of Transistor Stuck-open Faults in CMOS Digital Logic Circuits
    Lin, Xijiang
    Reddy, Sudhakar M.
    Rajski, Janusz
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 399 - 404
  • [37] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [38] ROBUST TEST-GENERATION FOR TRANSISTOR STUCK-OPEN FAULTS IN CMOS COMPLEX GATES
    TSIATOUHAS, Y
    PASCHALIS, A
    NIKOLOS, D
    HALATSIS, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (02) : 129 - 142
  • [39] An Efficient Power Clock Generation Circuit for Complementary Pass-Transistor Adiabatic Logic Carry-Save Multiplier
    Ranjith, P.
    Mandal, Sushanta K.
    Nagchoudhuri, Dipankar
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 92 - 95
  • [40] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
    GURAN, H
    HALICI, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
12345