Test Generation for Stuck-on Faults in Pass-Transistor Logic SPL and Implementation of DFT Circuits

被引：0
|
作者：
Shinogi, Tsuyoshi
Hayashi, Terumine
Taki, Kazuo
机构：
[1] Graduate School of Engineering, Mie University, Tsu, 514-8507, Japan
[2] Faculty of Engineering, Kobe University, Kobe, 657-8501, Japan
来源：
Systems and Computers in Japan | 1999年 / 30卷 / 07期
关键词：
D O I：
10.1002/(SICI)1520-684X(19990630)30:73.0.CO;2-9
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：55 / 67
相关论文
共 43 条
  • [21] Distributed test pattern generation for stuck-at faults in sequential circuits
    Krauss, PA
    Ganz, A
    Antreich, KJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 227 - 245
  • [22] Efficient detection of transistor stuck-on faults in CMOS circuits using low-overhead single-ended ring oscillators
    Huq, S. M. Ishraqul
    Roy, Apratim
    Ahmed, Mushfiqul
    Mahin, Ayman Uddin
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1685 - 1694
  • [23] COST-EFFECTIVE GENERATION OF MINIMAL TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS
    KAJIHARA, S
    POMERANZ, I
    KINOSHITA, K
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1496 - 1504
  • [24] Efficient detection of transistor stuck-on faults in CMOS circuits using low-overhead single-ended ring oscillators
    S. M. Ishraqul Huq
    Apratim Roy
    Mushfiqul Ahmed
    Ayman Uddin Mahin
    Journal of Computational Electronics, 2020, 19 : 1685 - 1694
  • [25] Complementary pass-transistor adiabatic logic and sequential circuits using three-phase power supply
    Hu, JP
    Zhang, WJ
    Xia, YS
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 201 - 204
  • [26] Low-power circuit implementation for partial-product addition using pass-transistor logic
    Law, CF
    Rofail, SS
    Yeo, KS
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1999, 146 (03): : 124 - 129
  • [27] TEST PATTERN GENERATION FOR LOGIC CROSSTALK FAULTS IN VLSI CIRCUITS
    RUBIO, A
    SAINZ, JA
    KINOSHITA, K
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 179 - 181
  • [28] Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs
    Kai Liao
    XiaoXin Cui
    Nan Liao
    KaiSheng Ma
    Di Wu
    Wei Wei
    Rui Li
    DunShan Yu
    Science China Information Sciences, 2014, 57 : 1 - 13
  • [29] Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs
    Liao Kai
    Cui XiaoXin
    Liao Nan
    Ma KaiSheng
    Wu Di
    Wei Wei
    Li Rui
    Yu DunShan
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (04) : 1 - 13
  • [30] Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs
    LIAO Kai
    CUI XiaoXin
    LIAO Nan
    MA KaiSheng
    WU Di
    WEI Wei
    LI Rui
    YU DunShan
    ScienceChina(InformationSciences), 2014, 57 (04) : 273 - 285
12345