Bit-level systolic array implementation of the Winograd Fourier transform algorithm

被引：0

作者：

Ward, J.S. ^{[1
]}

McCanny, J.V. ^{[1
]}

McWhirter, J.G. ^{[1
]}

机构：

[1] Royal Signals and Radar Establishment, Great Malvern, Worcs. WR14 3PS, United Kingdom

来源：

IEE proceedings. Part F. Communications, radar and signal processing | 1985年 / 132卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Mathematical transformations

引用

页码：473 / 479

共 50 条

[21] Bit-level systolic array for FIR filter using AND-based Bit-serial multiplier
Lee, JJ
Song, GY
IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 87 - 90
[22] A PROGRAMMABLE FINITE RING BIT-LEVEL SYSTOLIC CELL
JULLIEN, GA
ERICKSON, B
MILLER, WC
SYSTOLIC ARRAY PROCESSORS, 1989, : 225 - 234
[23] AN IMPROVED BIT-LEVEL SYSTOLIC ARCHITECTURE FOR IIR FILTERING
KNOWLES, SC
MCWHIRTER, JG
SYSTOLIC ARRAY PROCESSORS, 1989, : 205 - 214
[24] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH
LIU, CM
JEN, CW
SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
[25] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[26] DYNAMIC COMPUTATIONAL BLOCKS FOR BIT-LEVEL SYSTOLIC ARRAYS
JULLIEN, GA
MILLER, WC
GRONDIN, R
DELPUP, L
BIZZAN, SS
ZHANG, DP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 14 - 22
[27] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 105 - 120
[28] VLSI ARCHITECTURE FOR THE WINOGRAD FOURIER-TRANSFORM ALGORITHM
GOPAL, B
MANOHAR, S
MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (09): : 605 - 616
[29] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
LECTURE NOTES IN COMPUTER SCIENCE, 1989, 399 : 105 - 120
[30] PRESCRIPTION OF WINOGRAD DISCRETE FOURIER-TRANSFORM ALGORITHM
ZOHAR, S
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1979, 27 (04): : 409 - 421

← 1 2 3 4 5 →