BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING

被引：0

|

作者：

GLASA, J

机构：

来源：

LECTURE NOTES IN COMPUTER SCIENCE | 1989年 / 399卷

关键词：

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

引用

收藏

页码：105 / 120

页数：16

相关论文

共 50 条

[1] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 105 - 120
[2] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING
PETKOV, N
PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313
[3] On bit-level systolic arrays for least-squares digital contour smoothing
Glasa, J
COMPUTATIONAL SCIENCE - ICCS 2004, PROCEEDINGS, 2004, 3039 : 18 - 25
[4] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH
LIU, CM
JEN, CW
SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
[5] DYNAMIC COMPUTATIONAL BLOCKS FOR BIT-LEVEL SYSTOLIC ARRAYS
JULLIEN, GA
MILLER, WC
GRONDIN, R
DELPUP, L
BIZZAN, SS
ZHANG, DP
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 14 - 22
[6] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[7] APPLICATION OF BIT-LEVEL SYSTOLIC ARRAYS TO PIPELINED ARCHITECTURES FOR WAVE DIGITAL-FILTERS
SUMMERFIELD, S
LAWSON, S
SYSTOLIC ARRAY PROCESSORS, 1989, : 504 - 513
[8] A methodology for testing arbitrary bilateral bit-level systolic arrays
Bandyopadhyay, S
Sengupta, A
Bhattacharya, BB
VLSI DESIGN, 1996, 4 (03) : 257 - 269
[9] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
Madan, B.B.
Parker, S.R.
Zubair, M.
1600, (06):
[10] EFFICIENT BIT-LEVEL SYSTOLIC ARRAYS FOR INNER PRODUCT COMPUTATION
URQUHART, RB
WOOD, D
GEC JOURNAL OF RESEARCH, 1984, 2 (01): : 52 - 55

← 1 2 3 4 5 →