Bit-level systolic array implementation of the Winograd Fourier transform algorithm

被引：0

作者：

Ward, J.S. ^{[1
]}

McCanny, J.V. ^{[1
]}

McWhirter, J.G. ^{[1
]}

机构：

[1] Royal Signals and Radar Establishment, Great Malvern, Worcs. WR14 3PS, United Kingdom

来源：

IEE proceedings. Part F. Communications, radar and signal processing | 1985年 / 132卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Mathematical transformations

引用

页码：473 / 479

共 50 条

[1] BIT-LEVEL SYSTOLIC ARRAY IMPLEMENTATION OF THE WINOGRAD FOURIER-TRANSFORM ALGORITHM
WARD, JS
MCCANNY, JV
MCWHIRTER, JG
IEE PROCEEDINGS-F RADAR AND SIGNAL PROCESSING, 1985, 132 (06) : 473 - 479
[2] A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER
CHANG, LW
LIN, JH
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 2079 - 2083
[3] A BIT-LEVEL SYSTOLIC IMPLEMENTATION OF THE MEDIAN FILTER
HU, Z
KING, GA
MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (04) : 185 - 186
[4] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING
PETKOV, N
PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313
[5] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY IMPLEMENTATION OF FIR AND IIR DIGITAL-FILTERS
WANG, CL
WEI, CH
CHEN, SH
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (03) : 484 - 493
[6] Bit-level systolic implementation of discrete orthogonal transforms
Nayak, SS
Murty, MN
Panda, H
SIGNAL PROCESSING, 2001, 81 (11) : 2437 - 2443
[7] RUNNING ORDER-STATISTICS ON A BIT-LEVEL SYSTOLIC ARRAY
PETKOV, N
LECTURE NOTES IN COMPUTER SCIENCE, 1989, 342 : 317 - 325
[8] BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION
MCCANNY, JV
MCWHIRTER, JG
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1983, 130 (04): : 125 - 130
[9] Systolic array implementation of discrete Fourier transform
Hangzhou Inst of Electronic, Engineering, Hangzhou, China
Tien Tzu Hsueh Pao, 4 (53-56):
[10] FAST HARDWARE IMPLEMENTATION OF THE WINOGRAD FOURIER-TRANSFORM ALGORITHM
MACLEOD, MD
BRAGG, NL
ELECTRONICS LETTERS, 1983, 19 (10) : 363 - 365

← 1 2 3 4 5 →