SPUTTERED SILICON PROCESS FOR TRENCH ISOLATION.

被引:0
|
作者
Anon
机构
来源
IBM technical disclosure bulletin | 1985年 / 27卷 / 10 A期
关键词
SEMICONDUCTING SILICON - SPUTTERING;
D O I
暂无
中图分类号
学科分类号
摘要
The use of a deep trench isolation between individual devices on a masterslice leads to significant improvements in performance, density and reliability. This article discloses a means for effecting deep trench isolation properties in a silicon substrate by the use of an ion beam gun sputtering system.
引用
收藏
页码:5497 / 5498
相关论文
共 50 条
  • [31] Anoikis mechanisms during hepatocyte isolation.
    Rosner, G
    Oren, R
    Halpern, Z
    Zvibel, I
    HEPATOLOGY, 2002, 36 (04) : 467A - 467A
  • [32] MEMORY SUBSYSTEM FAILURE ANALYSIS AND ISOLATION.
    Elliott, J.M.
    Sellers Jr., G.W.
    Wottreng, A.H.
    IBM technical disclosure bulletin, 1984, 27 (1 B):
  • [33] SELF-TEST ac ISOLATION.
    Anon
    IBM technical disclosure bulletin, 1985, 28 (01): : 49 - 51
  • [34] A SUB-MICRON CMOS PROCESS EMPLOYING TRENCH ISOLATION
    ROBERTS, MC
    BOLBOT, PH
    FOSTER, DJ
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 533 - 536
  • [35] A shallow and deep trench isolation process module for RF BiCMOS
    Forsberg, M
    Johansson, T
    Liu, W
    Vellaikal, M
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (12) : G839 - G846
  • [36] Characterization of Shallow Trench Isolation CMP Process and Its Application
    Li, Helen
    Zhang, ChunLei
    Liu, JinBing
    Liu, ZhengFang
    Chen, Kuang Han
    Gbondo-Tugbawa, Tamba
    Ding, Hua
    Li, Flora
    Lee, Brian
    Gower-Hall, Aaron
    Chiu, Yang-Chih
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY X, 2016, 9781
  • [37] Mechanism of a new post CMP cleaning for trench isolation process
    Miyashita, N
    Mase, Y
    Takayasu, J
    Minami, Y
    Kodera, M
    Abe, M
    Izumi, T
    CHEMICAL-MECHANICAL POLISHING - FUNDAMENTALS AND CHALLENGES, 2000, 566 : 253 - 260
  • [38] Active corner engineering in the process integration for shallow trench isolation
    Balasubramanian, N
    Johnson, E
    Peidous, IV
    Ming, S
    Sundaresan, R
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 700 - 705
  • [39] 3-DIMENSIONAL SIMULATION OF AN ISOLATION TRENCH REFILL PROCESS
    LIAO, H
    CALE, TS
    THIN SOLID FILMS, 1993, 236 (1-2) : 352 - 358
  • [40] An improved process, metrology and methodology for shallow trench isolation etch
    Gaddam, S
    Baum, C
    2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97