SPUTTERED SILICON PROCESS FOR TRENCH ISOLATION.

被引:0
|
作者
Anon
机构
来源
IBM technical disclosure bulletin | 1985年 / 27卷 / 10 A期
关键词
SEMICONDUCTING SILICON - SPUTTERING;
D O I
暂无
中图分类号
学科分类号
摘要
The use of a deep trench isolation between individual devices on a masterslice leads to significant improvements in performance, density and reliability. This article discloses a means for effecting deep trench isolation properties in a silicon substrate by the use of an ion beam gun sputtering system.
引用
收藏
页码:5497 / 5498
相关论文
共 50 条
  • [1] SUITABLE TRENCH SHAPE FOR DIELECTRIC ISOLATION.
    Beyer, K.D.
    Kemlage, B.M.
    Schepis, D.J.
    IBM technical disclosure bulletin, 1984, 27 (05): : 3068 - 3070
  • [2] COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR STRUCTURE WITH TRENCH ISOLATION.
    Chesebro, D.G.
    El-Kareh, B.
    IBM technical disclosure bulletin, 1984, 27 (05):
  • [3] DOUBLE-EPITAXIAL PROCESS FOR HIGH-DENSITY DRAM TRENCH-CAPACITOR ISOLATION.
    Chen, Pau-Ling
    Selcuk, Asim
    Erb, Darrell
    Electron device letters, 1987, EDL-8 (11): : 550 - 552
  • [4] A deep trench isolation for silicon
    Wang, QP
    Zhang, ZF
    Li, KC
    Guo, L
    Wu, XD
    Wang, ZH
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 172 - 175
  • [5] Isolation.
    Naudin, M
    FRENCH REVIEW, 2005, 78 (06): : 1270 - 1271
  • [6] FREON 12 ETCHING OF SILICON FOR RECESSED OXIDE ISOLATION.
    Chicotka, S.K.
    Ginsberg, B.J.
    IBM technical disclosure bulletin, 1985, 27 (08):
  • [7] Hospital "isolation."
    Marriott, ED
    LANCET, 1905, 1 : 57 - 57
  • [8] Study of silicon strain in shallow trench isolation
    Belyansky, M.
    Klymko, N.
    Conti, R.
    Chidambarrao, D.
    Liu, F.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2010, 28 (04): : 829 - 833
  • [9] ASEISMIC BASE ISOLATION.
    Kelly, J.M.
    Shock and Vibration Digest, 1982, 14 (05): : 17 - 25
  • [10] DESIGN FOR FAULT ISOLATION.
    Jhu, Jai Hun
    Electronic Design, 1975, 23 (23): : 86 - 90