Design-for-testability for path delay faults in large combinational circuits using test points

被引：0

作者：

Univ of Iowa, Iowa City, United States ^{[1
]}

机构：

来源：

IEEE Trans Comput Aided Des Integr Circuits Syst | / 4卷 / 333-343期

基金：

美国国家科学基金会;

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[31] Functional Design-for-Testability for Functional Test Sequences
Pomeranz, Irith
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (12) : 4852 - 4859
[32] Arithmetic test and design-for-testability for FFT processor
Xiao, Jixue
Chen, Guangju
Xie, Yongle
Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2007, 28 (04): : 657 - 662
[33] Design-for-testability for embedded delay-locked loops
Egan, T
Mourad, S
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (08) : 984 - 988
[34] An Approach to Design-for-Testability Automation of Analogue Integrated Circuits Using OBIST Strategy
Mosin, Sergey
2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 211 - 214
[35] Design for testability to combat delay faults
Savir, Jacob
Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 407 - 411
[36] DESIGN-FOR-TESTABILITY AUTOMATION OF MIXED-SIGNAL INTEGRATED CIRCUITS
Mosin, Sergey
2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 244 - 249
[37] Improving path delay testability of sequential circuits
Chakraborty, TJ
Agrawal, VD
Bushnell, ML
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 736 - 741
[38] Diagnosis of single gate delay faults in combinational circuits using delay fault simulation
Takahashi, H
Boateng, KO
Takamatsu, S
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 108 - 112
[39] Testing and Design-for-Testability Solutions for 3D Integrated Circuits
Chakrabarty, Krishnendu
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 5 - 5
[40] Diagnosing delay faults in combinational circuits under the ambiguous delay model
Boateng, KO
Takahashi, H
Takamatsu, Y
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (12): : 1563 - 1571

← 1 2 3 4 5 →