Design-for-testability for path delay faults in large combinational circuits using test points

被引：0
|
作者：
Univ of Iowa, Iowa City, United States [1 ]
机构：
来源：
IEEE Trans Comput Aided Des Integr Circuits Syst | / 4卷 / 333-343期
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] On application of output masking to undetectable faults in synchronous sequential circuits with design-for-testability logic
    Pomeranz, I
    Reddy, SM
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 867 - 872
  • [22] Fault characterizations and design-for-testability technique for detecting IDDQ faults in CMOS/BiCMOS circuits
    Raahemifar, K
    Ahmadi, M
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1091 - 1098
  • [23] Fault characterizations and design-for-testability technique for detecting IDDQ faults in CMOS/BiCMOS circuits
    Raahemifar, K
    Ahmadi, M
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 313 - 316
  • [24] Test and design-for-testability of IIR filter
    Xiao, Jixue
    Chen, Guangju
    Xie, Yongle
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (02): : 203 - 209
  • [25] Design-for-testability for switched-current circuits
    Renovell, M
    Azais, F
    Bodin, JC
    Bertrand, Y
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 370 - 375
  • [26] Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 457 - 462
  • [27] Design-for-testability for synchronous sequential circuits using locally available lines
    Pomeranz, I
    Reddy, SM
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 983 - 984
  • [28] On the number of tests to detect all path delay faults in combinational logic circuits
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 50 - 62
  • [29] A simulator for at-speed robust testing of path delay faults in combinational circuits
    Hsu, YC
    Gupta, SK
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (11) : 1312 - 1318
  • [30] A Tool Set for Teaching Design-for-Testability of Digital Circuits
    Kostin, S.
    Orasson, E.
    Ubar, R.
    2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
12345