Package technology for ASICs

被引：0
|
作者：
Murakami, Gen [1 ]
Hoshi, Akio [1 ]
机构：
[1] Hitachi, Ltd, Japan
来源：
| 1600年 / 39期
关键词：
Integrated Circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Neutron induced noise degradation of ASICs in 350 nm CMOS technology
    Zhang, Y.
    Chen, S-j
    Liu, Y.
    Wu, W-h
    Song, Y.
    Zhong, L.
    Zhou, H.
    Sun, Z-j
    JOURNAL OF INSTRUMENTATION, 2020, 15 (10):
  • [32] AiMap: Learning to Improve Technology Mapping for ASICs via Delay Prediction
    Liu, Junfeng
    Ni, Liwei
    Li, Xingquan
    Zhou, Min
    Chen, Lei
    Li, Xing
    Zhao, Qinghua
    Ma, Shuai
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 344 - 347
  • [33] Using Commercial Foundry Technology to Design Reliable ASICs for Aerospace Applications
    van de Burgwal, Marcel
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [34] 0.4MICRON ADVANCED TECHNOLOGY ASICS FEATURE BGA PACKAGING
    BURGESS, T
    ELECTRONIC PRODUCT DESIGN, 1995, 16 (09): : S10 - S10
  • [35] Package-Interposer-Package (PIP): A Breakthrough Package-on-Package (PoP) Technology for High End Electronics
    Das, Rabindra N.
    Egitto, Frank D.
    Bonitz, Barry
    Poliks, Mark D.
    Markovich, Voya R.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 619 - 624
  • [36] MEMORY-SYSTEMS NEED BETTER MIXED-TECHNOLOGY ASICS
    MACLENNAN, D
    COMPUTER DESIGN, 1988, 27 (08): : 66 - 66
  • [37] Wafer-level chip-scale package favors small-form-factor ASICS
    Allan, Roger
    Electronic Design, 2004, 52 (09)
  • [38] HOW TEKTRONIX IS USING ASICS TO TEST ASICS
    MCLEOD, J
    ELECTRONICS-US, 1988, 61 (15): : 101 - 101
  • [39] ASICs: going for the gold - ASICs go mainstream
    Comput Des, 10 (79):
  • [40] Antenna-in-Package(AiP) Technology
    Yueping Zhang
    Engineering, 2022, 11 (04) : 18 - 20
12345