Multilevel logic synthesis technique for efficient verification testing

被引：0
|
作者：
ASIC Design Cent, KyungGi-Do, Korea, Republic of [1 ]
机构：
来源：
IEE Proc Comput Digital Tech | / 2卷 / 83-91期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] An evolutionary computing approach to multilevel logic synthesis using various logic operations
    Hozumi, T
    Kakusho, O
    Yamato, K
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 259 - 264
  • [42] Testing First-Order Logic Axioms in Program Verification
    Ahn, Ki Yung
    Denney, Ewen
    TEST AND PROOFS, PROCEEDINGS, 2010, 6143 : 22 - +
  • [43] Testing Image Synthesis for Skanners Verification
    Larkin, E.
    Kotov, V.
    Kotova, N.
    Privalov, A.
    2017 2ND INTERNATIONAL URAL CONFERENCE ON MEASUREMENTS (URALCON), 2017, : 221 - 226
  • [44] An efficient design-for-verification technique for HDLs
    Liu, CNJ
    Chen, IL
    Jou, JY
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 103 - 108
  • [45] Unit testing based approach for reconfigurable logic controllers verification
    Doligalski, Michal
    Tkacz, Jacek
    Bukowiec, Arkadiusz
    Gratkowski, Tomasz
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [46] Experimental Verification of a Plane-Wave Field Synthesis Technique for MIMO OTA Antenna Testing
    Khatun, Afroza
    Kolmonen, Veli-Matti
    Hovinen, Veikko
    Parveg, Dristy
    Berg, Markus
    Haneda, Katsuyuki
    Nikoskinen, Keijo I.
    Salonen, Erkki T.
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2016, 64 (07) : 3141 - 3150
  • [47] Efficient Data Model Verification with Many-Sorted Logic
    Bocic, Ivan
    Bultan, Tevfik
    2015 30TH IEEE/ACM INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING (ASE), 2015, : 42 - 52
  • [48] AN EFFICIENT MULTILEVEL PLACEMENT TECHNIQUE USING HIERARCHICAL PARTITIONING
    HAMADA, T
    CHENG, CK
    CHAU, PM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1992, 39 (06): : 432 - 439
  • [49] Logic synthesis with the CDPD circuit technique
    Pihl, J
    Aas, EJ
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 288 - 291
  • [50] A Simulation-Guided Paradigm for Logic Synthesis and Verification
    Lee, Siang-Yun
    Riener, Heinz
    Mishchenko, Alan
    Brayton, Robert K.
    De Micheli, Giovanni
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (08) : 2573 - 2586
12345