Multilevel logic synthesis technique for efficient verification testing

被引：0

|

作者：

ASIC Design Cent, KyungGi-Do, Korea, Republic of ^{[1
]}

机构：

来源：

IEE Proc Comput Digital Tech | / 2卷 / 83-91期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[31] A novel framework for logic verification in a synthesis environment
Kunz, W
Pradhan, DK
Reddy, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (01) : 20 - 32
[32] A formal framework for synthesis and verification of logic programs
Avellone, A
Ferrari, M
Fiorentini, C
LOGIC BASED PROGRAM SYNTHESIS AND TRANSFORMATION, 2001, 2042 : 1 - 17
[33] Verification and Strategy Synthesis for Coalition Announcement Logic
Natasha Alechina
Hans van Ditmarsch
Rustam Galimullin
Tuo Wang
Journal of Logic, Language and Information, 2021, 30 : 671 - 700
[34] Control of Cascade Multilevel Inverter Using Fuzzy Logic Technique
Alabbasi, Rabee' H.
Salih, Shafaa M.
IEEE PEDG 2010: THE 2ND INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS, 2010, : 96 - 101
[35] OPAM - AN EFFICIENT OUTPUT PHASE ASSIGNMENT FOR MULTILEVEL LOGIC MINIMIZATION
WEY, CL
CHANG, SM
JOU, JY
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 270 - 273
[36] MULTILEVEL LOGIC SYNTHESIS OF SYMMETRICAL SWITCHING-FUNCTIONS
KIM, BG
DIETMEYER, DL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (04) : 436 - 446
[37] SYNTHESIS AND OPTIMIZATION OF MULTILEVEL LOGIC UNDER TIMING CONSTRAINTS
BARTLETT, K
COHEN, W
DEGEUS, A
HACHTEL, G
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 582 - 596
[38] Logic synthesis of multilevel circuits with concurrent error detection
Stanford Univ, Stanford, United States
IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (783-789):
[39] Logic synthesis of multilevel circuits with concurrent error detection
Touba, NA
McCluskey, EJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 783 - 789
[40] EFFICIENTLY COMPUTING COMMUNICATION COMPLEXITY FOR MULTILEVEL LOGIC SYNTHESIS
HWANG, TT
OWENS, RM
IRWIN, MJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (05) : 545 - 554

← 1 2 3 4 5 →