Multilevel logic synthesis technique for efficient verification testing

被引：0
|
作者：
ASIC Design Cent, KyungGi-Do, Korea, Republic of [1 ]
机构：
来源：
IEE Proc Comput Digital Tech | / 2卷 / 83-91期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Logic synthesis and verification on fixed topology
    Fujita, Masahiro
    Mishchenko, Alan
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [22] VERIFICATION TESTING - A PSEUDOEXHAUSTIVE TEST TECHNIQUE
    MCCLUSKEY, EJ
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) : 541 - 546
  • [23] Multilevel logic optimization using genetic programming technique
    Ueda, H
    Inata, K
    Takahashi, K
    Miyahara, T
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 620 - 624
  • [24] LOGOPT - A MULTILEVEL LOGIC SYNTHESIS AND OPTIMIZATION SYSTEM
    PRABHU, AM
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 35 - 38
  • [25] MULTILEVEL LOGIC SYNTHESIS USING COMMUNICATION COMPLEXITY
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 215 - 220
  • [26] EXPLOITING COMMUNICATION COMPLEXITY FOR MULTILEVEL LOGIC SYNTHESIS
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (10) : 1017 - 1027
  • [27] Exploiting near symmetry in multilevel logic synthesis
    Wang, F
    Dietmeyer, DL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (09) : 772 - 781
  • [28] Multilevel logic synthesis using hybrid pass logic and CMOS topologies
    Yip, K
    Al-Khalili, D
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2003, 150 (05): : 445 - 452
  • [29] Efficient Verification of Cryptographic Protocols with Dynamic Epistemic Logic
    Chen, Xiaojuan
    Deng, Huiwen
    APPLIED SCIENCES-BASEL, 2020, 10 (18):
  • [30] Verification and Strategy Synthesis for Coalition Announcement Logic
    Alechina, Natasha
    van Ditmarsch, Hans
    Galimullin, Rustam
    Wang, Tuo
    JOURNAL OF LOGIC LANGUAGE AND INFORMATION, 2021, 30 (04) : 671 - 700
12345