Multilevel logic synthesis technique for efficient verification testing

被引：0
|
作者：
ASIC Design Cent, KyungGi-Do, Korea, Republic of [1 ]
机构：
来源：
IEE Proc Comput Digital Tech | / 2卷 / 83-91期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Multilevel logic synthesis technique for efficient verification testing
    Lee, YH
    Chong, JW
    Russell, G
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (02): : 83 - 91
  • [2] Integrating verification testing and logic synthesis
    Murzyn, W.
    Krasniewski, A.
    EURO ASIC, 1991,
  • [3] A novel functional testing and verification technique for logic circuits
    Al-Asaad, H
    Valliappan, G
    Ramirez, L
    CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 129 - 135
  • [4] System verification with SCV - Logic is logic, and testing is testing
    Frazier, GF
    DR DOBBS JOURNAL, 2005, 30 (06): : 48 - 50
  • [5] MULTILEVEL LOGIC SYNTHESIS
    BRAYTON, RK
    HACHTEL, GD
    SANGIOVANNIVINCENTELLI, AL
    PROCEEDINGS OF THE IEEE, 1990, 78 (02) : 264 - 300
  • [6] Multiple-output multilevel logic circuits synthesis technique using multiplexers
    Kolesár, M
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1999, 18 (01): : 95 - 110
  • [7] Logic programming for software verification and testing
    Khanna, S.
    1600, (34):
  • [8] Multilevel testing for design verification of embedded systems
    Schulz, S
    Rozenblit, JW
    Buchenrieder, KJ
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 60 - 69
  • [9] APPROACHES TO MULTILEVEL SEQUENTIAL LOGIC SYNTHESIS
    DEVADAS, S
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 270 - 276
  • [10] MULTILEVEL LOGIC SYNTHESIS WITH EXTENDED ARRAYS
    KIM, BG
    DIETMEYER, DL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) : 142 - 157
12345