Systolic array architecture for 2-D inverse wavelet transform

被引：0
|
作者：
Singh, J. [1 ]
Antoniou, A. [1 ]
Shpak, D.J. [1 ]
机构：
[1] Univ of Victoria, Victoria, Canada
来源：
IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：193 / 196
相关论文
共 50 条
  • [1] Systolic Array Based VLSI Architecture For High Throughput 2-D Discrete Wavelet Transform
    Wang, Hongda
    Choy, Chiu-Sing
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 100 - 103
  • [2] A systolic array architecture for 2-D discrete Hartley transform
    Karimi, B
    Baradaran-seyed, T
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XIII, PROCEEDINGS: CONCEPTS AND APPLICATIONS OF SYSTEMICS, CYBERNETICS AND INFORMATICS III, 2002, : 434 - 440
  • [3] A high speed array architecture for 2-D wavelet transform
    Limqueco, JC
    Bayoumi, MA
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1239 - 1242
  • [4] NEW SYSTOLIC ARRAY IMPLEMENTATION OF THE 2-D DISCRETE COSINE TRANSFORM AND ITS INVERSE
    CHANG, YT
    WANG, CL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (02) : 150 - 157
  • [5] 2-D Systolic Array architecture of CBNS based Discrete Hilbert Transform Processor
    Mukherjee, Madhumita
    Sanyal, Salil Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 87 (87)
  • [6] A scalable architecture for 2-D discrete wavelet transform
    Limqueco, JC
    Bayoumi, MA
    VLSI SIGNAL PROCESSING, IX, 1996, : 369 - 377
  • [7] A novel FPGA architecture of a 2-D Wavelet Transform
    Palero, RJC
    Girones, RG
    Cortes, AS
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (03): : 273 - 284
  • [8] A new architecture for the 2-D discrete wavelet transform
    Truong, TK
    Hung, KC
    Huang, YJ
    Tseng, YS
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 481 - 484
  • [9] A Novel FPGA Architecture of a 2-D Wavelet Transform
    Ricardo José Colom Palero
    Rafael Gadea Gironés
    Angel Sebastia Cortes
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 42 : 273 - 284
  • [10] Systolic Architecture for Implementation of 2-D Discrete Sine Transform
    Murty, M. N.
    Nayak, S. S.
    Padhy, B.
    Panda, S. N.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 441 - 448
12345