Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing

被引：0
|
作者：
Johnson, C.Dustin [1 ]
Baldwin, Daniel F. [1 ]
机构：
[1] Georgia Inst of Technology, Atlanta, United States
来源：
Proceedings - Electronic Components and Technology Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：950 / 954
相关论文
共 50 条
  • [31] Flip chip power MOSFET: A new wafer scale packaging technique
    Arzumanyan, A
    Sodhi, R
    Kinzer, D
    Schofield, H
    Sammon, T
    ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, : 251 - 254
  • [32] Underfill delamination analysis of flip chip on low-cost board
    Cheng, ZN
    Xu, BL
    Zhang, Q
    Cai, X
    Huang, WD
    Xie, XM
    ADVANCES IN ELECTRONIC MATERIALS AND PACKAGING 2001, 2001, : 280 - 285
  • [33] Selective low temperature microcap packaging technique through flip chip and wafer level alignment
    Pan, CT
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2004, 14 (04) : 522 - 529
  • [34] Process optimization of lead-free wafer-level underfill material used in chip scale packaging
    Liu, YY
    Dutt, G
    Xiao, A
    Chaware, R
    Francis, M
    2005 10th International Symposium on Advanced Packaging Materials: Processes, Properties and Interfaces, 2005, : 293 - 297
  • [35] Design and Fabrication of a Low-cost Wafer-level Packaging for RF Devices
    Lim, Jae-Hwan
    Ryu, Jee-Youl
    Choi, Hyun-Jin
    Choi, Woo-Chang
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2014, 15 (02) : 91 - 95
  • [36] Wafer applied underfills for flip chip assembly
    Johnson, W
    Wang, Q
    Ding, F
    Zhao, RZ
    Crane, L
    Konarski, M
    Yaeger, E
    Torres, A
    Tishkoff, R
    Krug, P
    Bauman, S
    Chason, M
    Danvir, J
    Yala, N
    Qi, J
    2002 INTERNATIONAL CONFERENCE ON ADVANCED PACKAGING AND SYSTEMS, PROCEEDINGS, 2002, 4828 : 187 - 197
  • [37] Wafer level chip scale packaging - Solder joint reliability
    Nguyen, L
    Kelkar, N
    Kao, T
    Prabhu, A
    Takiar, H
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 868 - 875
  • [38] Achievement of Low Temperature Chip Stacking by a Wafer-Applied Underfill Material
    Cheng, Ren-Shin
    Kao, Kuo-Shu
    Chang, Jing-Yao
    Hung, Yin-Po
    Yang, Tsung-Fu
    Huang, Yu-Wei
    Chen, Su-Mei
    Chang, Tao-Chih
    Huang, Qiaohong
    Guino, Rose
    Hoang, Gina
    Bai, Jie
    Becker, Kevin
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1858 - 1863
  • [39] Fabrication of wafer level chip scale packaging for optoelectronic devices
    Jim, K.L.
    Faulkner, G.E.
    O'Brien, D.C.
    Edwards, D.J.
    Lau, J.H.
    Proceedings - Electronic Components and Technology Conference, 1999, : 1145 - 1147
  • [40] Multifunctional Coatings for Wafer-Level Chip Scale Packaging
    Stapleton, Russell
    zoba, Dave
    Brannen, Candice
    Hough, Paul
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 69 - +
12345