Selective low temperature microcap packaging technique through flip chip and wafer level alignment

被引:13
|
作者
Pan, CT [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Mech & Electro Mech Engn, Kaohsiung 804, Taiwan
[2] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 804, Taiwan
关键词
D O I
10.1088/0960-1317/14/4/012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a new technique of selective microcap bonding, for packaging 3-D MEMS (Micro Electro Mechanical Systems) devices is presented. Microcap bonding on a selected area of the host wafer was successfully demonstrated through flip chip and wafer level alignment. A passivation treatment was developed to separate the microcap from the carrier wafer. A thick metal nickel (Ni) microcap was fabricated by an electroplating process. Its stiffness is superior to that of thin film poly-silicon made by the surface micromachining technique. For the selective microcap packaging process, photo definable materials served as the intermediate adhesive layer between the host wafer and the metal microcap on the carrier wafer. Several types of photo definable material used as the adhesive layer were tested and characterized for bonding strength. The experimental result shows that excellent bonding strength at low bonding temperature can be achieved.
引用
收藏
页码:522 / 529
页数:8
相关论文
共 50 条
  • [1] Microcap selective packaging through flip chip alignment
    Chao, CH
    Pan, CT
    NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS, 2004, : 472 - 475
  • [2] Wafer level flip chip packaging
    Tong, QK
    Ma, B
    Savoca, A
    MICRO MATERIALS, PROCEEDINGS, 2000, : 244 - 244
  • [3] A short history of flip chip and wafer level packaging
    Elenius, P., 1600, IMAPS-International Microelectronics and Packaging Society (40):
  • [4] Wafer scale packaging based on underfill applied at wafer level for low cost flip chip processing
    Johnson, CD
    Baldwin, DF
    1999 INTERNATIONAL CONFERENCE ON HIGH DENSITY PACKAGING AND MCMS, PROCEEDINGS, 1999, 3830 : 371 - 375
  • [5] Wafer level packaging of RF mems for flip chip assembly
    Wei, J
    Lok, BK
    Lim, PC
    Nai, ML
    Lu, HJ
    Lai, FK
    Wong, CK
    ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003, 2003, : 119 - 123
  • [6] Materials challenges for wafer-level flip chip packaging
    Ma, BD
    Tong, QK
    Zhang, E
    Kong, SH
    Savoca, A
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 170 - 174
  • [7] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [8] Flip chip wafer level packaging of a flexible chip scale package (CSP)
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1999, 3906 : 555 - 562
  • [9] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, C.Dustin
    Baldwin, Daniel F.
    Proceedings - Electronic Components and Technology Conference, 1999, : 950 - 954
  • [10] Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing
    Johnson, CD
    Baldwin, DF
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 950 - 954