Selective low temperature microcap packaging technique through flip chip and wafer level alignment

被引:13
|
作者
Pan, CT [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Mech & Electro Mech Engn, Kaohsiung 804, Taiwan
[2] Natl Sun Yat Sen Univ, Ctr Nanosci & Nanotechnol, Kaohsiung 804, Taiwan
关键词
D O I
10.1088/0960-1317/14/4/012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, a new technique of selective microcap bonding, for packaging 3-D MEMS (Micro Electro Mechanical Systems) devices is presented. Microcap bonding on a selected area of the host wafer was successfully demonstrated through flip chip and wafer level alignment. A passivation treatment was developed to separate the microcap from the carrier wafer. A thick metal nickel (Ni) microcap was fabricated by an electroplating process. Its stiffness is superior to that of thin film poly-silicon made by the surface micromachining technique. For the selective microcap packaging process, photo definable materials served as the intermediate adhesive layer between the host wafer and the metal microcap on the carrier wafer. Several types of photo definable material used as the adhesive layer were tested and characterized for bonding strength. The experimental result shows that excellent bonding strength at low bonding temperature can be achieved.
引用
收藏
页码:522 / 529
页数:8
相关论文
共 50 条
  • [21] Wafer level and flip chip design through solder prediction models and validation
    Li, L
    Yeung, BH
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 650 - 654
  • [22] Novel alignment technologies for wafer level packaging
    Brubaker, C
    Glinsner, T
    Lindner, P
    Schaefer, C
    Tischler, M
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 594 - 599
  • [23] Wafer level and substrate level chip scale packaging
    Young, JL
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, : 232 - 235
  • [24] Advances in wafer level and chip scale packaging
    da Silveira, E
    29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 251 - 254
  • [25] Low Temperature Direct Bonding for Hermetic Wafer level Packaging
    Nie, Lei
    Shi, Tielin
    Tang, Zirong
    Liu, Shiyuan
    Liao, Guanglan
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475
  • [26] Low temperature epoxy bonding for wafer level MEMS packaging
    Kim, Yong-Kook
    Kim, Eun-Kyung
    Kim, Soo-Won
    Ju, Byeong-Kwon
    SENSORS AND ACTUATORS A-PHYSICAL, 2008, 143 (02) : 323 - 328
  • [27] A Hybrid Wafer Level Packaging Technique for Multi-Chip Interconnect Using Low Loss Organic Layers
    Bhattacharya, Swapan K.
    Chung, David J.
    Zhang, Yiwen
    Chen, James
    Papapolymerou, John
    IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [28] HERMETIC PACKAGING TECHNIQUE FEATURING THROUGH-WAFER INTERCONNECTS AND LOW TEMPERATURE DIRECT BOND
    Lee, James
    Rogers, Tony
    MicroNano2008-2nd International Conference on Integration and Commercialization of Micro and Nanosystems, Proceedings, 2008, : 105 - 110
  • [29] Low-cost, wafer level underfilling and reliability testing of flip chip devices
    Grieve, A
    Capote, MA
    Lenos, HA
    Soriano, A
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
  • [30] Wafer Level Underfill for Area Array Cu Pillar Flip Chip Packaging of Ultra Low-k Chips on Organic Substrates
    Nah, Jae-Woong
    Gaynes, Michael
    Perfecto, Eric
    Feger, Claudius
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1233 - 1238