共 50 条
- [21] Wafer level and flip chip design through solder prediction models and validation IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 650 - 654
- [22] Novel alignment technologies for wafer level packaging 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 594 - 599
- [23] Wafer level and substrate level chip scale packaging INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 1999, : 232 - 235
- [24] Advances in wafer level and chip scale packaging 29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 251 - 254
- [25] Low Temperature Direct Bonding for Hermetic Wafer level Packaging 2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475
- [27] A Hybrid Wafer Level Packaging Technique for Multi-Chip Interconnect Using Low Loss Organic Layers IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
- [28] HERMETIC PACKAGING TECHNIQUE FEATURING THROUGH-WAFER INTERCONNECTS AND LOW TEMPERATURE DIRECT BOND MicroNano2008-2nd International Conference on Integration and Commercialization of Micro and Nanosystems, Proceedings, 2008, : 105 - 110
- [29] Low-cost, wafer level underfilling and reliability testing of flip chip devices 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1492 - 1498
- [30] Wafer Level Underfill for Area Array Cu Pillar Flip Chip Packaging of Ultra Low-k Chips on Organic Substrates 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1233 - 1238