Wafer scale packaging based on underfill applied at the wafer level for low-cost flip chip processing

被引：0
|
作者：
Johnson, C.Dustin [1 ]
Baldwin, Daniel F. [1 ]
机构：
[1] Georgia Inst of Technology, Atlanta, United States
来源：
Proceedings - Electronic Components and Technology Conference | 1999年
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：950 / 954
相关论文
共 50 条
  • [41] Wafer level chip scale packaging - solder joint reliability
    Nguyen, L.
    Kelkar, N.
    Kao, T.
    Prabhu, A.
    Takiar, H.
    International Journal of Microcircuits and Electronic Packaging, 21 (04): : 367 - 373
  • [42] Finite Element Analyses for Critical Designs of Low-Cost Wafer-Level Chip Scale Packages
    Hsieh, Ming-Che
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (03): : 451 - 458
  • [43] Fabrication of wafer level chip scale packaging for optoelectronic devices
    Kim, KL
    Faulkner, GE
    O'Brien, DC
    Edwards, DJ
    Lau, JH
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 1145 - 1147
  • [44] Development of Wafer Level Underfill Materials and Assembly Processes for Fine Pitch Pb-free Solder Flip Chip Packaging
    Nah, Jae-Woong
    Gaynes, Michael A.
    Feger, Claudius
    Katsurayama, Satoru
    Suzuki, Hiroshi
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1015 - 1022
  • [45] Low cost wafer level packaging of MEMS devices
    Iliescu, C
    Miao, JM
    Tay, FEH
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 287 - 290
  • [46] FLIP CHIP PACKAGING OF WAFER LEVEL ENCAPSULATED RF MEMS TUNABLE CAPACITORS
    Cunningham, Shawn J.
    Heng, Yvonne
    Idrisi, Nabeel
    Nelson, Brad
    McKillop, John
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
  • [47] Low stress polyimide/silica nanocomposites as dielectrics for wafer level chip scale packaging
    Seo, Kwangwon
    Nam, Ki-Ho
    Lee, Sangrae
    Han, Haksoo
    MATERIALS LETTERS, 2020, 263
  • [48] Flip chip assembly with wafer level NCF
    Kobayashi, Yuta
    Nonaka, Toshihisa
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 122 - 125
  • [49] Novel materials and processes for wafer pre-apply flip chip and chip scale packaging
    Tong, Q
    Xiao, A
    Dutt, G
    Hong, S
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 411 - 416
  • [50] Chip scale Polymer Stud Grid Array packaging and reliability based on low cost flip chip processing
    Paydenkar, CS
    Baldwin, DF
    Sitaraman, S
    Wong, CP
    Lewis, B
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 118 - 122
12345