Probabilistic analysis of fault detection in complex logic circuits

被引：0
|
作者：
Fahmy, Hossam M.A.
Abdel-Zaher, Tarek F.
机构：
来源：
AEJ - Alexandria Engineering Journal | 1994年 / 33卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
    LIN, CJ
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
  • [32] Analyzing fault models for reversible logic circuits
    Zhong, Jing
    Muzio, Jon C.
    2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 2407 - 2412
  • [33] MULTIPLE STUCK-OPEN FAULT-DETECTION IN CMOS LOGIC-CIRCUITS
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 426 - 432
  • [34] Fault Models for Logic Circuits in the Multigate Era
    Bhoj, Ajay N.
    Simsir, Muzaffer O.
    Jha, Niraj K.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (01) : 182 - 193
  • [35] Evaluating the Security of Logic-Locked Probabilistic Circuits
    Zuzak, Michael
    Mondal, Ankit
    Srivastava, Ankur
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (07) : 2004 - 2009
  • [36] RELIABILITY OF PROBABILISTIC LOGIC-CIRCUITS WITH RANDOM INPUTS
    AGGARWAL, KK
    MICROELECTRONICS AND RELIABILITY, 1976, 15 (06): : 627 - 628
  • [37] Designing logic circuits for probabilistic computation in the presence of noise
    Nepal, K
    Bahar, RI
    Mundy, J
    Patterson, WR
    Zaslavsky, A
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 485 - 490
  • [38] Probabilistic Maximum Error Modeling for Unreliable Logic Circuits
    Lingasubramanian, Karthikeyan
    Bhanja, Sanjukta
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 223 - 226
  • [39] PROBABILISTIC MODELING AND FAULT ANALYSIS IN SEQUENTIAL LOGIC USING COMPUTER-SIMULATION
    DAS, SR
    JONE, WB
    WONG, KL
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1990, 20 (02): : 490 - 498
  • [40] Analysis of Path Delay Fault Testability for Two-Rail Logic Circuits
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (09) : 2295 - 2303
12345