Modeling for stuck faults in CMOS non-threshold logic (NTL) combinational circuits

被引：0
|
作者：
Ismaeel, Asad A. [1 ]
Bhatnagar, Rakesh [1 ]
机构：
[1] Univ of Kuwait, Safat, Kuwait
来源：
Microelectronics Reliability | 1995年 / 35卷 / 04期
关键词：
The authors would like to acknowledge Kuwait UniversityR esearch Unit for their support of this work under grant ECE042;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
8
引用
收藏
页码：669 / 681
相关论文
共 50 条
  • [41] Precise test generation for resistive bridging faults of CMOS combinational circuits
    Maeda, T
    Kinoshita, K
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519
  • [42] Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing
    Miura, Y
    Seno, S
    ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 9 - 16
  • [43] Logic testing of bridging faults in CMOS integrated circuits
    Chess, B
    Larrabee, T
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (03) : 338 - 345
  • [44] ATPG for Transition Faults of Pipelined Threshold Logic Circuits
    Palaniswamy, Ashok Kumar
    Tragoudas, Spyros
    Haniotakis, Themistoklis
    2014 9TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2014), 2014,
  • [45] AN ALGORITHM FOR STUCK-AT FAULT COVERAGE ANALYSIS OF COMBINATIONAL AND SEQUENTIAL LOGIC-CIRCUITS
    TUNG, LJ
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1989, 326 (02): : 221 - 233
  • [46] COMPLETE TEST-GENERATION METHOD FOR ALL STUCK-AT FAULTS IN COMBINATIONAL-CIRCUITS
    GURAN, H
    HALICI, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1990, 68 (05) : 657 - 666
  • [47] A 2-RAIL LOGIC COMBINATIONAL CIRCUIT FOR EASY DETECTION OF STUCK-OPEN AND STUCK-ON FAULTS IN FETS
    ITO, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (06) : 894 - 901
  • [48] On diagnosing multiple stuck-at faults using multiple and single fault simulation in combinational circuits
    Takahashi, H
    Boateng, KO
    Saluja, KK
    Takamatsu, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (03) : 362 - 368
  • [49] An adaptive BIST to detect multiple stuck-open faults in CMOS circuits
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 287 - 290
  • [50] Exciting stuck-open faults in CMOS circuits using ILP techniques
    Aloul, Fadi
    Sagahyroon, Assim
    Al Rawi, Bashar
    2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 409 - +
12345