共 50 条
- [34] Using Boolean Tests to Improve Detection of Transistor Stuck-open Faults in CMOS Digital Logic Circuits 2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 399 - 404
- [36] SYNTHESIS OF EASILY TESTABLE COMBINATIONAL-CIRCUITS FOR CERTAIN CLASS OF STUCK-AT FAULTS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1983, (01): : 36 - 40
- [37] On Modeling Faults in FinFET Logic Circuits PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
- [38] Lower-power logic synthesis of the combinational CMOS circuits VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2014, 28 (03): : 89 - 98
- [40] A NEW AUTOSIZING ALGORITHM FOR CMOS COMBINATIONAL LOGIC-CIRCUITS 1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 242 - 246