Congestion driven incremental placement algorithm for standard cell layout

被引：0
|
作者：
机构：
[1] Li, Zhuoyuan
[2] Wu, Weimin
[3] Hong, Xianlong
来源：
| / ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan)卷 / Institute of Electrical and Electronics Engineers Inc., United States期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A parallel standard cell placement algorithm
    Sun, WJ
    Sechen, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1342 - 1357
  • [22] Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design
    Chi, Hao-Yu
    Chang, Han-Chung
    Yang, Chih-Hsin
    Liu, Chien-Nan
    Jou, Jing-Yang
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1218 - 1223
  • [23] Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis
    Baek, Kyeonghyeon
    Kim, Taewhan
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [24] Layout driven decomposition with congestion consideration
    Kutzschebauch, T
    Stok, L
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 672 - 676
  • [25] CASH: A novel quadratic placement algorithm for very large standard cell layout design based on clustering
    Hong, XL
    Yu, H
    Qiao, CG
    Cai, YC
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 496 - 501
  • [26] CASH: A novel quadratic placement algorithm for very large standard cell layout design based on clustering
    Hong, Xianlong
    Yu, Hong
    Qiao, Changge
    Cai, Yici
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 496 - 501
  • [27] Fame: A fast detailed placement algorithm for standard-cell layout based on mixed mincut and enumeration
    Yao, B
    Hou, WT
    Hong, XL
    Cai, YC
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 616 - 621
  • [28] Congestion driven quadratic placement
    Parakh, PN
    Brown, RB
    Sakallah, KA
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 275 - 278
  • [29] Asynchronous parallel Genetic Algorithm for congestion-driven placement technique
    Yoshikawa, M
    Terai, H
    THIRD ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGMENT AND APPLICATIONS, PROCEEDINGS, 2005, : 130 - 136
  • [30] A parallel circuit-partitioned algorithm for timing-driven standard cell placement
    Chandy, JA
    Banerjee, P
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1999, 57 (01) : 64 - 90
12345