Congestion driven incremental placement algorithm for standard cell layout

被引：0
|
作者：
机构：
[1] Li, Zhuoyuan
[2] Wu, Weimin
[3] Hong, Xianlong
来源：
| / ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan)卷 / Institute of Electrical and Electronics Engineers Inc., United States期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Congestion-driven placement improvement using cell spreading
    Yang, Ling
    Zhou, Qiang
    Hong, Xianlong
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2415 - 2419
  • [32] A new incremental placement algorithm and its application to congestion-aware divisor extraction
    Chatterjee, S
    Brayton, R
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 541 - 548
  • [33] A timing-driven global routing algorithm considering channel density minimization for standard cell layout
    Suzuki, T
    Koide, T
    Wakabayashi, S
    Yoshida, N
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 424 - 427
  • [34] Congestion aware layout driven logic synthesis
    Kutzschebauch, T
    Stok, L
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 216 - 223
  • [35] An incremental placement algorithm for building block layout design based on the O-tree representation
    Li, J
    Yu, JB
    Miyashita, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3398 - 3404
  • [36] Pin Accessibility-Driven Cell Layout Redesign and Placement Optimization
    Seo, Jaewoo
    Jung, Jinwook
    Kim, Sangmin
    Shin, Youngsoo
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [37] A new layout-driven timing model for incremental layout optimization
    Liu, FJ
    Lillis, J
    Cheng, CK
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 127 - 131
  • [38] High efficiency clustering algorithm for standard cell placement
    Wu, W.M.
    Hong, X.L.
    Cai, Y.C.
    Gu, J.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (02): : 148 - 151
  • [39] AN ALGORITHM FOR QUADRISECTION AND ITS APPLICATION TO STANDARD CELL PLACEMENT
    SUARIS, PR
    KEDEM, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (03): : 294 - 303
  • [40] Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits
    Song, Youngsoo
    Jung, Jinwook
    Shin, Youngsoo
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
12345