Power and area minimization by reorganizing CMOS complex-gates

被引：0
|
作者：
Toshiba Corp, Kawasaki-shi, Japan [1 ]
机构：
来源：
IEICE Trans Fund Electron Commun Comput Sci | / 3卷 / 312-320期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [1] Power and area minimization by reorganizing CMOS complex-gates
    Tachibana, M
    Kurosawa, S
    Nojima, R
    Kojima, N
    Yamada, M
    Mitsuhashi, T
    Goto, N
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 312 - 320
  • [2] Compact static power model of complex CMOS gates
    Rosselló, JL
    Bota, S
    Segura, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 348 - 354
  • [3] Area-Aware Design of Static CMOS Complex Gates
    Cardoso, Maicon S.
    Smaniotto, Gustavo H.
    Bubolz, Andrei A. O.
    da Rosa Junior, Leomar S.
    Marques, Felipe de S.
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 282 - 286
  • [4] A new short circuit power model for complex CMOS gates
    Wang, Q
    Vrudhula, BK
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 98 - 106
  • [5] Delay Model for Static CMOS Complex Gates
    Marranghello, Felipe S.
    Reis, Andre, I
    Ribas, Renato P.
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [6] Efficient area minimization for dynamic CMOS circuits
    Basaran, B
    Rutenbar, RA
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 505 - 508
  • [7] CMOS Based Gates for Blurring Power Information
    Avital, Moshe
    Levi, Itamar
    Keren, Osnat
    Fish, Alexander
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (07) : 1033 - 1042
  • [8] Power Consumption Analysis in Static CMOS Gates
    Wiltgen, Alberto, Jr.
    Escobar, Kim A.
    Reis, Andre, I
    Ribas, Renato P.
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [9] Minimization of digital logic gates and ultra-low power AES encryption core in 180CMOS technology
    Nandan, V
    Rao, R. Gowri Shankar
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 74 (74)
  • [10] Transistor Reordering for Electrical Improvement in CMOS Complex Gates
    Munoz, Marcello M.
    Kessler, Henrique
    Porto, Marcelo
    Camargo, Vinicius V.
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
12345