High-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry

被引：0
|
作者：
Kiamilev, Fouad E. [1 ]
Krishnamoorthy, Ashok V. [2 ]
机构：
[1] University of North Carolina, Charlotte, NC 28223, United States
[2] Bell Laboratories, Lucent Technologies, Holmdel, NJ 07733, United States
来源：
IEEE Journal on Selected Topics in Quantum Electronics | / 5卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：287 / 295
相关论文
共 50 条
  • [1] A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry
    Kiamilev, FE
    Krishnamoorthy, AV
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1999, 5 (02) : 287 - 295
  • [2] A 500Mb/s, 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry
    Kiamilev, FE
    Krishnamoorthy, AV
    OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 18 - 26
  • [3] BUILT-IN SELF-TEST OF A CMOS ALU
    CERNY, E
    ABOULHAMID, M
    BOIS, G
    CLOUTIER, J
    IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (04): : 38 - 48
  • [4] Built-in self-test for high speed integrated circuits
    Jorczyk, U
    Daehn, W
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS II, 1996, 2874 : 162 - 172
  • [5] A Built-In Self-Test High-Current LED Driver
    Nguyen, Do Hung
    Hasan, Jaber
    Ang, Simon S.
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 340 - 343
  • [6] A Built-In Self-Test Circuit for Jitter Tolerance Measurement in High-Speed Wireline Receivers
    Park, Myeong-Jae
    Kim, Jaeha
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [7] Built-in self-test (BIST) design of high-speed carry-free dividers
    Wey, CL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1996, 4 (01) : 141 - 145
  • [8] UNIVERSAL BUILT-IN SELF-TEST PROCEDURE FOR CMOS PLAS
    ORTEGA, J
    PRIETO, A
    LLORIS, A
    PELAYO, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (08): : 941 - 945
  • [9] CMOS built-in test architecture for high-speed jitter measurement
    Lin, HC
    Taylor, K
    Chong, A
    Chan, E
    Soma, M
    Haggag, H
    Huard, J
    Braatz, J
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 67 - 76
  • [10] A Low Cost Built-In Self-Test Circuit for High-Speed Source Synchronous Memory Interfaces
    Kim, Hyunjin
    Abraham, Jacob A.
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 123 - 128
12345