IBM POWER6 SRAM arrays

被引：0
|
作者：
Plass, Donald W. [1 ]
Chan, Yuen H. [1 ]
机构：
[1] IBM Systems and Technology Group, 2455 South Road, Poughkeepsie, NY 12601, United States
来源：
IBM Journal of Research and Development | 2007年 / 51卷 / 06期
关键词：
The IBM POWER6™ microprocessor presented new challenges to array design because of its high-frequency requirement and its use of 65-nm silicon-on-insulator (SOI) technology. Advancements in performance (2X to 3X improvement over the 90-nm generation) and design margins (cell stability; writability; and redundancy coverage) were major focus areas. Key elements of the POWER6 processor chip arrays include paradigm shifts such as thin memory cell layout; large signal read (without a sense amplifier); segmented bitline structure; unclamped column-half-select scheme; multidimensional programmable timing control; and separate elevated static random access memory (SRAM) power supply. There are two main array categories on the POWER6 microprocessor chip: core and nest. Processor core arrays use a single-port; 0.75-μm2; six-transistor (6T) cell and operate at full frequency; whereas the surrounding nest arrays use a smaller 0.65-μm2 cell that operates at half or one-quarter of the core frequency in order to achieve better density and power efficiency. The core arrays include the 96-KB instruction cache (I-cache) and the 64-KB data cache (D-cache); with associate lookup-path SRAM macros. The I-cache is a four-way set-associative; single-port design; whereas the D-cache is an eight-way design with dual read ports to handle multithreading capability. The lookup-path arrays contain content-addressable memory (CAM) and RAM macros with integrated dynamic hit logic circuitry. In the nest portion; an 8-MB level 2 (L2) D-cache and a level 3 (L3) directory (1.2 MB) make up the largest arrays. The latter macro designs use longer bitlines and orthogonal word-decode layouts to achieve high array-area efficiency. © 2007 IBM;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
页码：747 / 756
相关论文
共 50 条
  • [1] IBM POWER6 SRAM arrays
    Plass, D. W.
    Chan, Y. H.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 747 - 756
  • [2] IBM POWER6 reliability
    Mack, M. J.
    Sauer, W. M.
    Swaney, S. B.
    Mealey, B. G.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 763 - 774
  • [3] IBM POWER6 microarchitecture
    Le, H. Q.
    Starke, W. J.
    Fields, J. S.
    O'Connell, F. P.
    Nguyen, D. Q.
    Ronchetti, B. J.
    Sauer, W. M.
    Schwarz, E. M.
    Vaden, M. T.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 639 - 662
  • [4] IBM POWER6 microarchitecture
    Le, Hung Q
    Starke, William J.
    Fields, J. Stephen
    O'Connell, Francis P.
    Nguyen, Dung Q.
    Ronchetti, Bruce J.
    Sauer, Wolfram M.
    Schwarz, Eric M.
    Vaden, Michael T.
    IBM Journal of Research and Development, 2007, 51 (06): : 639 - 662
  • [5] IBM POWER6 microprocessor technology - Preface
    Mehta, Hina
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 637 - 637
  • [6] IBM POWER6 accelerators:: VMX and DFU
    Eisen, L.
    Ward, J. W., III
    Tast, H. -W.
    Maeding, N.
    Leenstra, J.
    Mueller, S. M.
    Jacobi, C.
    Preiss, J.
    Schwarz, E. M.
    Carlough, S. R.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 663 - 683
  • [7] Optical Diagnostics for IBM POWER6™ Microprocessor
    Song, Peilin
    Ippolito, Stephen
    Stellari, Franco
    Sylvestri, John
    Diemoz, Tim
    Smith, George
    Muench, Paul
    James, Norm
    Kim, Seongwon
    Saenz, Hector
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 451 - +
  • [8] System power management support in the IBM POWER6 microprocessor
    Floyd, M. S.
    Ghiasi, S.
    Keller, T. W.
    Rajamani, K.
    Rawson, F. L.
    Rubio, J. C.
    Ware, M. S.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (06) : 733 - 746
  • [9] SMT Malleability in IBM POWER5 and POWER6 Processors
    Morari, Alessandro
    Boneti, Carlos
    Cazorla, Francisco J.
    Gioiosa, Roberto
    Cher, Chen-Yong
    Buyuktosunoglu, Alper
    Bose, Pradip
    Valero, Mateo
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (04) : 813 - 826
  • [10] Fault-tolerant design of the IBM power6 microprocessor
    Reick, Kevin
    Sanda, Pia N.
    Swaney, Scott
    Kellington, Jeffrey W.
    Mack, Michael
    Floyd, Michael
    Henderson, Daniel
    IEEE MICRO, 2008, 28 (02) : 30 - 38
12345