IBM POWER6 SRAM arrays

被引：0

作者：

Plass, Donald W. ^{[1
]}

Chan, Yuen H. ^{[1
]}

机构：

[1] IBM Systems and Technology Group, 2455 South Road, Poughkeepsie, NY 12601, United States

来源：

IBM Journal of Research and Development | 2007年 / 51卷 / 06期

关键词：

The IBM POWER6™ microprocessor presented new challenges to array design because of its high-frequency requirement and its use of 65-nm silicon-on-insulator (SOI) technology. Advancements in performance (2X to 3X improvement over the 90-nm generation) and design margins (cell stability; writability; and redundancy coverage) were major focus areas. Key elements of the POWER6 processor chip arrays include paradigm shifts such as thin memory cell layout; large signal read (without a sense amplifier); segmented bitline structure; unclamped column-half-select scheme; multidimensional programmable timing control; and separate elevated static random access memory (SRAM) power supply. There are two main array categories on the POWER6 microprocessor chip: core and nest. Processor core arrays use a single-port; 0.75-μm2; six-transistor (6T) cell and operate at full frequency; whereas the surrounding nest arrays use a smaller 0.65-μm2 cell that operates at half or one-quarter of the core frequency in order to achieve better density and power efficiency. The core arrays include the 96-KB instruction cache (I-cache) and the 64-KB data cache (D-cache); with associate lookup-path SRAM macros. The I-cache is a four-way set-associative; single-port design; whereas the D-cache is an eight-way design with dual read ports to handle multithreading capability. The lookup-path arrays contain content-addressable memory (CAM) and RAM macros with integrated dynamic hit logic circuitry. In the nest portion; an 8-MB level 2 (L2) D-cache and a level 3 (L3) directory (1.2 MB) make up the largest arrays. The latter macro designs use longer bitlines and orthogonal word-decode layouts to achieve high array-area efficiency. © 2007 IBM;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Journal article (JA)

引用

页码：747 / 756

共 50 条

[41] WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays
Gomathisankaran, Mahadevan
Tyagi, Akhilesh
JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (03) : 388 - 400
[42] A Technique to Transform 6T-SRAM Arrays into Robust Analog PUF with Minimal Overhead
Li, Jiangyi
Yang, Teng
Seok, Mingoo
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
[43] IBM joins the FPGA race with an SRAM-based device
Conner, D
EDN, 1996, 41 (13) : 26 - 26
[44] Implementation of the cell broadband engine™ in 65 nm SOI technology featuring dual power supply SRAM arrays supporting 6 GHz at 1.3 V
Pille, Juergen
Adams, Chad
Christensen, Todd
Cottier, Scott R.
Ehrenreich, Sebastian
Kono, Fumihiro
Nelson, Daniel
Takahashi, Osamu
Tokito, Shunsako
Torreiter, Otto
Wagner, Otto
Wendel, Dieter
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 163 - 171
[45] Frequency Sensitive Soft Fails in SRAM Arrays
Pendyala, Sweta
Kane, Terence
Tenney, Michael
Oldrey, Richard
Villalobos, Manuel
Sylvestri, John
ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 423 - 425
[46] NBTI degradation: From transistor to SRAM arrays
Huard, V.
Parthasarathy, C.
Guerin, C.
Valentin, T.
Pion, E.
Mammasse, M.
Planes, N.
Camus, L.
2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 289 - 300
[47] IBM POWER 6:回归单线程性能优势
刘洋
电子设计技术, 2008, (01) : 124 - 124
[48] Analysis of Power Efficient 6-T SRAM Cell with Performance Measurements
Raghav, Neha
Bansal, Malti
2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN CONTROL, COMMUNICATION AND INFORMATION SYSTEMS (ICICCI-2017), 2017, : 509 - 512
[49] Measuring leakage power in nanorneter CMOS 6T-SRAM cells
de Alba-Rosano, Marcos R.
Garcia-Garcia, Andrds D.
RECONFIG 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGA'S, 2006, : 149 - +
[50] A New 6-Transistor SRAM Cell for Low Power Cache Design
Wang, Yuan-Yuan
Wang, Zi-Ou
Zhang, Li-Jun
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1483 - 1485

← 1 2 3 4 5 →