The potential and the drawbacks of underlap single-gate ultrathin SOI MOSFET

被引：0
|
作者：
Yoshioka, Yoshimasa [1 ]
Hamada, Mitsuo [1 ]
Omura, Yasuhisa [1 ]
机构：
[1] Grad. School of Eng., Kansai University, 3-3-35, Yamate-cho, Suita, Osaka, 564-8680, Japan
来源：
Technology Reports of Kansai University | 2008年 / 50卷
关键词：
18;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：17 / 27
相关论文
共 50 条
  • [31] Analytical Modelling of Symmetric Gate Underlap Quadruple Gate Multichannel Junctionless MOSFET Biosensor
    Saptarshi Maiti
    Arpan De
    Subir Kumar Sarkar
    Silicon, 2022, 14 : 6921 - 6932
  • [32] Analytical Modelling of Symmetric Gate Underlap Quadruple Gate Multichannel Junctionless MOSFET Biosensor
    Maiti, Saptarshi
    De, Arpan
    Sarkar, Subir Kumar
    SILICON, 2022, 14 (12) : 6921 - 6932
  • [33] Analytical Model of Gate Underlap Double Gate Junctionless MOSFET as a Bio-Sensor
    Ajay
    Narang, Rakhi
    Saxena, Manoj
    Gupta, Mridula
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 152 - 156
  • [34] Analytical Potential Distribution Model of Symmetric Double Gate Underlap MOSFET with Binary Metal Alloy as Gate Electrode for Subdued SCEs
    Sarkhel, Saheli
    Manna, Bibhas
    Jana, Anindya
    Naskar, Kousik
    Sarkar, Subir Kumar
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [35] Gate-Controlled Bipolar Action in Ultrathin-Body Dynamic-Threshold SOI MOSFET
    Omura, Y.
    Tochio, T.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 55 - 56
  • [36] Investigation of asymmetric effects due to gate misalignment, gate bias and underlap length in III-V heterostructure underlap DG MOSFET
    Pardeshi, Hemant
    Pati, Sudhansu Kumar
    Raj, Godwin
    Mohankumar, N.
    Sarkar, Chandan Kumar
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2012, 46 : 61 - 67
  • [37] MODELING OF SINGLE-GATE AND DUAL-GATE MESFET MIXERS
    MEIERER, R
    TSIRONIS, C
    ELECTRONICS LETTERS, 1984, 20 (02) : 97 - 98
  • [38] Analog Performance of Gate-Source/Drain Underlap Triple-Gate SOI nMOSFET
    dos Santos, S. D.
    Nicoletti, T.
    Martino, J. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011, 2011, 39 (01): : 239 - 246
  • [39] Performance analysis of dielectric modulated underlap FD-SOI MOSFET for biomolecules detection
    Saurabh Kumar
    R. K. Chauhan
    Applied Physics A, 2022, 128
  • [40] Scalability study on a capacitorless 1T-DRAM: From single-gate PD-SOI to double-gate FinDRAM
    Tanaka, T
    Yoshida, E
    Miyashita, T
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 919 - 922
12345