W versus Co-al as gate fill-metal for aggressively scaled replacement high-k/metal gate devices for (sub-)22nm technology nodes

被引：0

作者：

Veloso, Anabela ^{[1
]}

Chew, Soon Aik ^{[1
]}

Schram, Tom ^{[1
]}

Dekkers, Harold ^{[1
]}

Van Ammel, Annemie ^{[1
]}

Witters, Thomas ^{[1
]}

Tielens, Hilde ^{[1
]}

Heylen, Nancy ^{[1
]}

Devriendt, Katia ^{[1
]}

Sebaai, Farid ^{[1
]}

Brus, Stephan ^{[1
]}

Ragnarsson, Lars-Ake ^{[1
]}

Pantisano, Luigi ^{[1
]}

Eneman, Geert ^{[1
]}

Carbonell, Laure ^{[1
]}

Richard, Olivier ^{[1
]}

Favia, Paola ^{[1
]}

Geypen, Jef ^{[1
]}

Bender, Hugo ^{[1
]}

Higuchi, Yuichi ^{[2
]}

Phatak, Anup ^{[3
]}

Thean, Aaron ^{[1
]}

Horiguchi, Naoto ^{[1
]}

机构：

[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

[2] Assignee at IMEC from Panasonic, Kapeldreef 75, B-3001 Leuven, Belgium

[3] Assignee at IMEC from Applied Materials Belgium NV, Kapeldreef 75, B-3001 Leuven, Belgium

来源：

Japanese Journal of Applied Physics | 2013年 / 52卷 / 4 PART 2期

关键词：

Bias temperature instability - Comprehensive evaluation - Gate resistance - High-k/metal gates - Intrinsic stress - Low threshold voltage - Materials selection - Technology nodes;

D O I：

04CA03

中图分类号：

学科分类号：

摘要：

引用

共 36 条

[11] Aging-Aware Adaptive Voltage Scaling in 22nm High-K/Metal-Gate Tri-Gate CMOS
Cho, Minki
Tokunaga, Carlos
Khellah, Muhammad M.
Tschanz, James W.
De, Vivek
2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
[12] Effective Work Function Engineering for Aggressively Scaled Planar and Multi-Gate Fin Field-Effect Transistor-Based Devices with High-k Last Replacement Metal Gate Technology
Veloso, Anabela
Chew, Soon Aik
Higuchi, Yuichi
Ragnarsson, Lars- Ake
Simoen, Eddy
Schram, Tom
Witters, Thomas
Van Ammel, Annemie
Dekkers, Harold
Tielens, Hilde
Devriendt, Katia
Heylen, Nancy
Sebaai, Farid
Brus, Stephan
Favia, Paola
Geypen, Jef
Bender, Hugo
Phatak, Anup
Chen, Michael S.
Lu, Xinliang
Ganguli, Seshadri
Lei, Yu
Tang, Wei
Fu, Xinyu
Gandikota, Srinivas
Noori, Atif
Brand, Adam
Yoshida, Naomi
Thean, Aaron
Horiguchi, Naoto
JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
[13] Issues on Interfacial Oxide Layer (IL) in EOT Scaling of High-k/Metal Gate CMOS for 22nm Technology Node and Beyond
Park, C. S.
Kirsch, P. D.
PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 8, 2010, 33 (03): : 45 - 52
[14] Gate first band edge high-k/metal stacks with EOT=0.74nm for 22nm node nFETs
Huang, J.
Kirsch, P. D.
Hussain, M.
Heh, D.
Sivasubramani, P.
Young, C.
Gilmer, D. C.
Park, C. S.
Tan, Y. N.
Park, C.
Harris, H. R.
Majhi, P.
Bersuker, G.
Lee, B. H.
Tseng, H. -H.
Jammy, R.
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 152 - +
[15] High Performance 22/20nm FinFET CMOS Devices with Advanced High-K/Metal Gate Scheme
Wu, C. C.
Lin, D. W.
Keshavarzi, A.
Huang, C. H.
Chan, C. T.
Tseng, C. H.
Chen, C. L.
Hsieh, C. Y.
Wong, K. Y.
Cheng, M. L.
Li, T. H.
Lin, Y. C.
Yang, L. Y.
Lin, C. P.
Hou, C. S.
Lin, H. C.
Yang, J. L.
Yu, K. F.
Chen, M. J.
Hsieh, T. H.
Peng, Y. C.
Chou, C. H.
Lee, C. J.
Huang, C. W.
Lu, C. Y.
Yang, F. K.
Chen, H. K.
Weng, L. W.
Yen, P. C.
Wang, S. H.
Chang, S. W.
Chuang, S. W.
Gan, T. C.
Wu, T. L.
Lee, T. Y.
Huang, W. S.
Huang, Y. J.
Tseng, Y. W.
Wu, C. M.
Ou-Yang, Eric
Hsu, K. Y.
Lin, L. T.
Wang, S. B.
Kwok, T. M.
Su, C. C.
Tsai, C. H.
Huang, M. J.
Lin, H. M.
Chang, A. S.
Liao, S. H.
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[16] Random Interface Trap Induced Fluctuation in 22nm High-k/Metal Gate Junctionless and Inversion-mode FinFETs
Wang, Yijiao
Wei, Kangliang
Liu, Xiaoyan
Du, Gang
Kang, Jinfeng
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
[17] A Sub-2 W Low Power IA Processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS
Gerosa, Gianfranco
Curtis, Steve
D'Addeo, Michael
Jiang, Bo
Kuttanna, Belliappa
Merchant, Feroze
Patel, Binta
Taufique, Moharnmed H.
Samarchi, Haytham
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (01) : 73 - 82
[18] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
Jan, C-H
Bhattacharya, U.
Brain, R.
Choi, S-J
Curello, G.
Gupta, G.
Hafez, W.
Jang, M.
Kang, M.
Komeyli, K.
Leo, T.
Nidhi, N.
Pan, L.
Park, J.
Phoa, K.
Rahman, A.
Staus, C.
Tashiro, H.
Tsai, C.
Vandervoorn, P.
Yang, L.
Yeh, J-Y
Bai, P.
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[19] Study of SiGe selective epitaxial process integration with high-k and metal gate for 16/14 nm nodes FinFET technology
Wang, Guilei
Qin, Changliang
Yin, Huaxiang
Luo, Jun
Duan, Ningyuan
Yang, Ping
Gao, Xingyu
Yang, Tao
Li, Junfeng
Yan, Jiang
Zhu, Huilong
Wang, Wenwu
Chen, Dapeng
Ye, Tianchun
Zhao, Chao
Radamson, Henry H.
MICROELECTRONIC ENGINEERING, 2016, 163 : 49 - 54
[20] Performance and reliability of sub-100nm TaSiN metal gate fully-depleted SOI devices with high-K (HfO2) gate dielectric
Thean, AVY
Vandooren, A
Kalpat, S
Du, Y
To, I
Hughes, J
Stephens, T
Goolsby, B
White, T
Barr, A
Mathew, L
Huang, M
Egley, S
Zavala, M
Eades, D
Sphabmixay, K
Schaeffer, J
Triyoso, D
Rossow, M
Roan, D
Pham, D
Rai, R
Murphy, S
Nguyen, BY
White, BE
Duvallet, A
Dao, T
Mogab, J
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 106 - 107

← 1 2 3 4 →