An overview of on-chip compression architectures

被引：0
|
作者：
Cadence Design Systems, United States [1 ]
机构：
来源：
EDN | 2006年 / 18卷 / 61-68期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Hybrid On-Chip Communication Architectures Heterogeneous Manycore Systems
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Marculescu, Diana
    Marculescu, Radu
    2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
  • [22] Novel architectures pack multiple DSP cores on-chip
    Bindra, A
    ELECTRONIC DESIGN, 2001, 49 (25) : 54 - +
  • [23] Performance evaluation and design tradeoffs of on-chip interconnect architectures
    Bakhouya, M.
    Suboh, S.
    Gaber, J.
    El-Ghazawi, T.
    Niar, S.
    SIMULATION MODELLING PRACTICE AND THEORY, 2011, 19 (06) : 1496 - 1505
  • [24] Optimizing the Heterogeneous Network On-Chip Design in Manycore Architectures
    Tung Thanh Le
    Ning, Rui
    Zhao, Dan
    Wu, Hongyi
    Bayoumi, Magdy
    2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2017, : 184 - 189
  • [25] Exploring Embedded Symmetric Multiprocessing with Various On-Chip Architectures
    Malazgirt, Gorker Alp
    Kiyan, Bora
    Candas, Deniz
    Erdayandi, Kamil
    Yurdakul, Arda
    PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, 2015, : 1 - 8
  • [26] On-chip digital microfluidic architectures for enhanced actuation and sensing
    Nichols, Jacqueline
    Collier, Christopher M.
    Landry, Emily L.
    Wiltshire, Michael
    Born, Brandon
    Holzman, Jonathan F.
    JOURNAL OF BIOMEDICAL OPTICS, 2012, 17 (06)
  • [27] On-chip Interconnection Network for Accelerator-Rich Architectures
    Cong, Jason
    Gill, Michael
    Hao, Yuchen
    Reinman, Glenn
    Yuan, Bo
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [28] On-Chip Nanoscale Capacitor Decoupling Architectures for Hardware Security
    Mayhew, Matthew
    Muresan, Radu
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (01) : 4 - 15
  • [29] The potential of on-chip memory systems for future vector architectures
    Kobayashi, Hiroaki
    Musa, Akihiko
    Sato, Yoshiei
    Takizawa, Hiroyuki
    Okabe, Koki
    HIGH PERFORMANCE COMPUTING ON VECTOR SYSTEMS 2007, 2008, : 247 - +
  • [30] Efficient exploration of on-chip bus architectures and memory allocation
    Kim, S
    Im, C
    Ha, SH
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 248 - 253
12345