Design and implementation of 1-D and 2-D mixed architecture FFT processor in heterogeneous multi-core SoC based on FPGA

被引：0
|
作者：
Zhang, Duo-li [1 ]
Huang, Lu [1 ]
Song, Yu-kun [1 ]
Du, Gao-ming [1 ]
机构：
[1] Institute of VLSI Design Hefei University of Technology, Hefei 230009, China
来源：
International Journal of Control and Automation | 2014年 / 7卷 / 06期
关键词：
Memory architecture - Programmable logic controllers - Pipeline processing systems - System-on-chip - Field programmable gate arrays (FPGA) - Random access storage - Digital arithmetic;
D O I：
10.14257/ijca.2014.7.6.18
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：177 / 188
相关论文
共 50 条
  • [41] Controller Gain Design of 2-D Linear Systems Based on the Existing 1-D Analytical Solution
    Liu, Wen-Jeng
    RESEARCH EFFORTS IN MATERIAL SCIENCE AND MECHANICS ENGINEERING, 2013, 681 : 55 - 59
  • [42] A novel 2-D adaptive filter based on the 1-D RLS algorithm
    Muneyasu, M
    Uemoto, E
    Hinamoto, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2317 - 2320
  • [43] FPGA Implementation of 3-D Fuzzy Logic Controller for Multi-core CPU Thermal Management
    Girgis, Meena E.
    Abdelhalim, M. B.
    Kamal, Hanan A.
    2013 30TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC2013), 2013, : 448 - 457
  • [44] Research on 1-D and 2-D PBG structure based on FDTD method
    Yan, DB
    Yuan, NC
    Fu, YQ
    Zhang, GF
    JOURNAL OF INFRARED AND MILLIMETER WAVES, 2002, 21 (04) : 281 - 284
  • [45] Design and implementation of a generic 2-D orthogonal discrete wavelet transform on FPGA
    Benkrid, A
    Benkrid, K
    Crookes, D
    FCCM 2003: 11TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2003, : 162 - 172
  • [46] DESIGN AND IMPLEMENTATION OF GENERIC 2-D BIORTHOGONAL DISCRETE WAVELET TRANSFORM ON FPGA
    Mhamunkar, N. S.
    Gayal, B. S.
    2015 INTERNATIONAL CONFERENCE ON ENERGY SYSTEMS AND APPLICATIONS, 2015, : 622 - 627
  • [47] Thermal-aware 3D multi-core processor design using core and level-2 cache placement
    Son, Dong Oh
    Choi, Hong Jun
    Jeon, Hyung Gyu
    Kim, Cheol Hong
    International Journal of Control and Automation, 2013, 6 (01): : 25 - 32
  • [48] Eigenvalue sensitivity and uncertainty analysis based on a 2-D/1-D whole-core transport code KYADJ
    Wu, Qu
    Yu, Jiankai
    Shi, Guanlin
    Tang, Xiao
    Yu, Yingrui
    Li, Qing
    Wang, Kan
    ANNALS OF NUCLEAR ENERGY, 2018, 122 : 185 - 192
  • [49] Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC)
    Kyung, Hyun-min
    Park, Gi-ho
    Kwak, Jong Wook
    Kim, Tae-jin
    Park, Sung-Bae
    MICROPROCESSORS AND MICROSYSTEMS, 2010, 34 (2-4) : 102 - 116
  • [50] Information processing in 1-D and 2-D map: Recurrent and cellular neural networks implementation.
    Andreyev, YV
    Dmitriev, AS
    Kuminov, DA
    Pavlov, VV
    1996 FOURTH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS, PROCEEDINGS (CNNA-96), 1996, : 297 - 301
12345