Design and implementation of 1-D and 2-D mixed architecture FFT processor in heterogeneous multi-core SoC based on FPGA

被引：0
|
作者：
Zhang, Duo-li [1 ]
Huang, Lu [1 ]
Song, Yu-kun [1 ]
Du, Gao-ming [1 ]
机构：
[1] Institute of VLSI Design Hefei University of Technology, Hefei 230009, China
来源：
International Journal of Control and Automation | 2014年 / 7卷 / 06期
关键词：
Memory architecture - Programmable logic controllers - Pipeline processing systems - System-on-chip - Field programmable gate arrays (FPGA) - Random access storage - Digital arithmetic;
D O I：
10.14257/ijca.2014.7.6.18
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：177 / 188
相关论文
共 50 条
  • [21] The Design of Microkernel Memory Management Mechanism Based on Heterogeneous Multi-core Processor
    Yun, Deng
    Yan, Zhu
    Cheng Xiaohui
    ICIIP'18: PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION PROCESSING, 2018, : 120 - 126
  • [22] Parallel algorithms for structure transient analysis based on heterogeneous multi-core processor architecture
    Yu G.
    Lou Y.
    Li J.
    Jin X.
    Zhendong yu Chongji/Journal of Vibration and Shock, 2023, 42 (06): : 152 - 158
  • [23] Delta Operator Based Design of 1-D and 2-D Filters: An Overview
    Khoo, I-Hung
    Reddy, Hari C.
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1442 - 1445
  • [24] Software/hardware Co-design for 1-D FFT optimization on many-core architecture
    Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Acad. of Sci., Beijing 100190, China
    Jisuanji Xuebao, 2008, 11 (2005-2014):
  • [25] A Reconfigurable Architecture for 1-D and 2-D Discrete Wavelet Transform
    Sun, Qing
    Jiang, Jiang
    Zhu, Yongxin
    Fu, Yuzhuo
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 81 - 84
  • [26] Design Methodology of the Heterogeneous Multi-core Processor With the Combination of Parallelized Multi-core Simulator and Common Register File-Based Instruction Set Extension Architecture
    Xia, Bingbing
    Qiao, Fei
    Yang, Huazhong
    Wang, Hui
    JOURNAL OF COMPUTERS, 2013, 8 (02) : 356 - 364
  • [27] 1-D and 2-D Direction of Arrival Estimation in a Conical Conformal Array: Design and Implementation
    Zhang, Hongyun
    Li, Ping
    Zhang, Guangwei
    Li, Guolin
    Gao, Xiaofeng
    SENSORS, 2023, 23 (09)
  • [28] Demonstration of a Heterogeneous Multi-Core Processor with 3-D Inductive Coupling Links
    Koizumi, Yusuke
    Miura, Noriyuki
    Take, Yasuhiro
    Matsutani, Hiroki
    Kuroda, Tadahiro
    Amano, Hideharu
    Sakamoto, Ryuichi
    Namiki, Mitaro
    Usami, Kimiyoshi
    Kondo, Masaaki
    Nakamura, Hiroshi
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [29] 1-D and 2-D signals parallel processing in mixed formats
    Pogribny W.A.
    Radioelectronics and Communications Systems, 2012, 55 (3) : 115 - 123
  • [30] Design of a multi-core SoC with configurable heterogeneous 9 CPUs and 2 matrix processors
    Nakajima, Masami
    Kondo, Hiroyuki
    Okumura, Naoto
    Masui, Norio
    Takata, Yukari
    Nasu, Takashi
    Takata, Hirokazu
    Higuchi, Takashi
    Sakugawa, Mamoru
    Yoneda, Hirokazu
    Fujiwara, Hayato
    Ishida, Kazuya
    Ishimi, Koichi
    Kaneko, Satoshi
    Itoh, Teruyuki
    Sato, Masayuki
    Yamamoto, Osamu
    Arimoto, Kazutami
    2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 14 - 15
12345