Design and implementation of 1-D and 2-D mixed architecture FFT processor in heterogeneous multi-core SoC based on FPGA

被引：0
|
作者：
Zhang, Duo-li [1 ]
Huang, Lu [1 ]
Song, Yu-kun [1 ]
Du, Gao-ming [1 ]
机构：
[1] Institute of VLSI Design Hefei University of Technology, Hefei 230009, China
来源：
International Journal of Control and Automation | 2014年 / 7卷 / 06期
关键词：
Memory architecture - Programmable logic controllers - Pipeline processing systems - System-on-chip - Field programmable gate arrays (FPGA) - Random access storage - Digital arithmetic;
D O I：
10.14257/ijca.2014.7.6.18
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：177 / 188
相关论文
共 50 条
  • [31] A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT
    Chunhui Zhang
    Yun Long
    Fadi Kurdahi
    Journal of Real-Time Image Processing, 2007, 2 : 281 - 291
  • [32] A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT
    Zhang, Chunhui
    Long, Yun
    Kurdahi, Fadi
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2007, 2 (04) : 281 - 291
  • [33] Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
    Pham, Dac
    Anderson, Hans-Werner
    Behnen, Erwin
    Bolliger, Mark
    Gupta, Sanjay
    Hofstee, Peter
    Harvey, Paul
    Johns, Charles
    Kahle, Jim
    Kameyama, Atsushi
    Keaty, John
    Le, Bob
    Lee, Sang
    Nguyen, Tuyen
    Petrovick, John
    Pham, Mydung
    Pille, Juergen
    Posluszny, Stephen
    Riley, Mack
    Verock, Joseph
    Warnock, James
    Weitzel, Steve
    Wendel, Dieter
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 871 - 878
  • [34] Triple module redundancy reliability framework design based on heterogeneous multi-core processor
    Su, Haomiao
    Lu, Tiejun
    Feng, Changlei
    Chen, Lei
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY, 2021, 183 : 504 - 511
  • [35] A Multi-Core FPGA-Based 2D-Clustering Implementation for Real-Time Image Processing
    Sotiropoulou, C. -L.
    Gkaitatzis, S.
    Annovi, A.
    Beretta, M.
    Giannetti, P.
    Kordas, K.
    Luciano, P.
    Nikolaidis, S.
    Petridou, C.
    Volpi, G.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3599 - 3606
  • [36] Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) : 1575 - 1586
  • [37] A function-based on-chip communication design in the heterogeneous multi-core architecture
    Chen, Tianzhou
    Chen, Guobing
    Dai, Hongjun
    Shi, Qinsong
    MUE: 2007 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND UBIQUITOUS ENGINEERING, PROCEEDINGS, 2007, : 1086 - +
  • [38] Design of efficient architectures for 1-D and 2-D DLMS adaptive filters
    Santha, K. R.
    Vaidehi, V.
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (03) : 209 - 225
  • [39] A Scalable 3D Heterogeneous Multi-Core Processor with Inductive-Coupling ThruChip Interface
    Miura, Noriyuki
    Koizumi, Yusuke
    Sasaki, Eiichi
    Take, Yasuhiro
    Matsutani, Hiroki
    Kuroda, Tadahiro
    Amano, Hideharu
    Sakamoto, Ryuichi
    Namiki, Mitaro
    Usami, Kimiyoshi
    Kondo, Masaaki
    Nakamura, Hiroshi
    2013 IEEE COOL CHIPS XVI (COOL CHIPS), 2013,
  • [40] An appropriate analysis for optimum design of wet fins based on modified 1-D and 2-D approaches
    Kundu, Balaram
    Lee, Kwan-Soo
    ENERGY CONVERSION AND MANAGEMENT, 2015, 103 : 814 - 826
12345