High efficiency concurrent embedded block coding architecture for JPEG 2000

被引:0
|
作者
Lin, Tsung-Da [1 ]
Yang, Wei-Bin [1 ]
Hsieh, Chang-Yu [1 ]
机构
[1] Department of Electrical Engineering, Tamkang University, Tamsui 251, Taiwan
来源
关键词
Signal encoding;
D O I
暂无
中图分类号
学科分类号
摘要
Embedded block coding with optimized truncation (EBCOT) is the most important part of JPEG 2000. Due to the bit level operation and the three-pass scanning technique, the EBCOT may take more than 50% operation time in the JPEG 2000. This paper presents a high efficiency concurrent EBCOT (HECEBC) entropy encoder hardware architecture. The proposed HECEBC can concurrently process the four samples in a stripe column. Furthermore this architecture can be extended to process several stripe columns concurrently for the JPEG 2000 to accomplish high resolution applications in real time. Besides, the HECEBC uses the technique of concentrated context window to stabilize the Context-Decision (CX-D) output to relax the load in between the arithmetic encoder (AE) and the parallel-in-serial-out (PISO) buffer to triple the EBC performance.
引用
收藏
页码:295 / 304
相关论文
共 50 条
  • [41] High-Speed and Low-Power IP for Embedded Block Coding with Optimized Truncation (EBCOT) Sub-Block in JPEG2000 System Implementation
    Ramy E. Aly
    Magdy A. Bayoumi
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 42 : 139 - 148
  • [42] High-speed and low-power IP for embedded block coding with optimized truncation (EBCOT) sub-block in JPEG2000 system implementation
    Aly, RE
    Bayoumi, MA
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (02): : 139 - 148
  • [43] A high-performance JPEG2000 architecture
    Andra, K
    Chakrabarti, C
    Acharya, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (03) : 209 - 218
  • [44] A high performance architecture of EBCOT encoder in JPEG 2000
    Yan, XL
    Qin, X
    Yang, Y
    Ge, HT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 492 - 495
  • [45] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    Hsia, CH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
  • [46] MEMORY-LESS BIT-PLANE CODER ARCHITECTURE FOR JPEG2000 WITH CONCURRENT COLUMN-STRIPE CODING
    Rhu, Minsoo
    Park, In-Cheol
    2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2673 - 2676
  • [47] Adaptive rate control for JPEG2000 image coding in embedded systems
    Masuzaki, T
    Tsutsui, H
    Izumi, T
    Onoye, T
    Nakamura, Y
    2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2002, : 77 - 80
  • [48] Low-power and high-speed architecture for EBCOT block in JPEG2000 system
    Aly, RE
    Bayoumi, MA
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
  • [49] A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000
    Zhang, YZ
    Xu, C
    Chen, LB
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 322 - 325
  • [50] POST-COMPRESSION RATE-DISTORTION DEVELOPMENT FOR EMBEDDED BLOCK CODING WITH OPTIMAL TRUNCATION IN JPEG2000 IMAGERY
    Balster, Eric J.
    Fortener, Benjamin T.
    Turri, William F.
    INTERNATIONAL JOURNAL OF IMAGE AND GRAPHICS, 2011, 11 (04) : 611 - 627