共 50 条
- [41] High-Speed and Low-Power IP for Embedded Block Coding with Optimized Truncation (EBCOT) Sub-Block in JPEG2000 System Implementation Journal of VLSI signal processing systems for signal, image and video technology, 2006, 42 : 139 - 148
- [42] High-speed and low-power IP for embedded block coding with optimized truncation (EBCOT) sub-block in JPEG2000 system implementation JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 42 (02): : 139 - 148
- [44] A high performance architecture of EBCOT encoder in JPEG 2000 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 492 - 495
- [45] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
- [46] MEMORY-LESS BIT-PLANE CODER ARCHITECTURE FOR JPEG2000 WITH CONCURRENT COLUMN-STRIPE CODING 2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2673 - 2676
- [47] Adaptive rate control for JPEG2000 image coding in embedded systems 2002 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL III, PROCEEDINGS, 2002, : 77 - 80
- [48] Low-power and high-speed architecture for EBCOT block in JPEG2000 system 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
- [49] A dual-symbol coding arithmetic coder architecture design for high speed EBCOT coding engine in JPEG2000 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 322 - 325