High efficiency concurrent embedded block coding architecture for JPEG 2000

被引:0
|
作者
Lin, Tsung-Da [1 ]
Yang, Wei-Bin [1 ]
Hsieh, Chang-Yu [1 ]
机构
[1] Department of Electrical Engineering, Tamkang University, Tamsui 251, Taiwan
来源
关键词
Signal encoding;
D O I
暂无
中图分类号
学科分类号
摘要
Embedded block coding with optimized truncation (EBCOT) is the most important part of JPEG 2000. Due to the bit level operation and the three-pass scanning technique, the EBCOT may take more than 50% operation time in the JPEG 2000. This paper presents a high efficiency concurrent EBCOT (HECEBC) entropy encoder hardware architecture. The proposed HECEBC can concurrently process the four samples in a stripe column. Furthermore this architecture can be extended to process several stripe columns concurrently for the JPEG 2000 to accomplish high resolution applications in real time. Besides, the HECEBC uses the technique of concentrated context window to stabilize the Context-Decision (CX-D) output to relax the load in between the arithmetic encoder (AE) and the parallel-in-serial-out (PISO) buffer to triple the EBC performance.
引用
收藏
页码:295 / 304
相关论文
共 50 条
  • [31] FBCOT: A Fast Block Coding Option for JPEG 2000
    Taubman, David
    Naman, Aous
    Mathew, Reji
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XL, 2017, 10396
  • [32] Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000
    Gavvala, Ramulu
    Chandra, S. Sharath
    Gopal, M. Madana
    Rao, S. Srinivasa
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 111 - 117
  • [33] Novel architecture for the JPEG2000 block coder
    Freeman, D
    Knowles, G
    JOURNAL OF ELECTRONIC IMAGING, 2004, 13 (04) : 897 - 906
  • [34] A fast JPEG2000 ebcot tier-1 architecture that preserves coding efficiency
    Varma, K.
    Bell, A. E.
    Damecharla, H. B.
    Carletta, J. E.
    2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 3297 - +
  • [35] Analysis of multiple parallel block coding in JPEG2000
    Dyer, Michael
    Nooshabadi, Saeid
    Taubman, David
    2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2425 - 2428
  • [36] A high performance JPEG2000 architecture
    Andra, K
    Chakrabarti, C
    Acharya, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 765 - 768
  • [37] Embedded hardware low cost JPEG 2000 video coding system
    Schuchter A.
    Uhl A.
    Journal of Real-Time Image Processing, 2010, 5 (3) : 149 - 162
  • [38] Design and FPGA implementations of reconfigurable three pass concurrent architectures for embedded block coder and decoder for JPEG 2000 codec
    Reddy, Sateesh J.
    Ramachandran, S.
    Srinivasan, S.
    WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL V, PROCEEDINGS, 2006, : 180 - +
  • [39] High speed multiple word parallel architecture for bit plane coding used in JPEG 2000
    Xiong, Cheng-Yi
    Hou, Jian-Hua
    He, Xiang
    PROCEEDINGS OF 2006 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2006, : 3703 - +
  • [40] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
    Suman, Tenugu
    Chatterjee, Sumit Kumar
    Chakrabarti, Indrajit
    SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237