Double-sampling 6 bit 150 MSPS CMOS folding and interpolating ADC

被引：0
|
作者：
Dept. of Microelectronic Science, Nankai University, Tianjin 300071, China [1 ]
机构：
来源：
Guti Dianzixue Yanjiu Yu Jinzhan | 2006年 / 3卷 / 399-403期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A 1.2 V 200-MS/s 10-bit folding and interpolating ADC in 0.13-μm CMOS
    Chen, Yihui
    Huang, Qiuting
    Burger, Thomas
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 155 - 158
  • [32] An 8-bit 200 ms/s CMOS folding/interpolating ADC with a reduced number of preamplifiers using an averaging technique
    Heo, SC
    Jang, YC
    Park, SH
    Park, HJ
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 80 - 83
  • [33] Design of a 1.5GSPS 5bit folding and interpolating ADC with distributed S/H folding amplifiers in 90 nm CMOS technology
    Li, ShiLiang
    Hong, Hui
    Liu, Shuai
    INDUSTRIAL ENGINEERING AND MANAGEMENT SCIENCE, 2015, : 65 - 69
  • [34] An on-chip integrated III-V/CMOS 125MSps 6-bit SAR ADC
    Sharma, Sunny
    Chiah, Siau Ben
    Zhou, Xing
    Boon, Chirn Chye
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [35] A 1.4-V 25-mW 600-MS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    林俪
    任俊彦
    叶凡
    半导体学报, 2010, 31 (02) : 70 - 75
  • [36] An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S& H
    Carvajal, Wilmar
    Van Noije, Andwilhelmus
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [37] An efficient technique to eliminate quantisation noise folding in double-sampling ΣΔ modulators
    Rombouts, P
    Raman, J
    Weyten, L
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 707 - 710
  • [38] Design of a 10-bit 50MSPS Pipeline ADC for CMOS Image Sensor
    Xue Feifei
    Wei Xiaomin
    Hu Yongcai
    Gao Wu
    Zheng Ran
    Wang Jia
    Wei Tingcun
    PROCEEDINGS OF THE 2014 9TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2014, : 891 - 895
  • [39] A low voltage-power 13-bit 16 MSPS CMOS pipelined ADC
    Liu, MH
    Huang, KC
    Ou, WY
    Su, TY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (05) : 834 - 836
  • [40] CMOS Folding and Interpolating ADC with a Mixed-Averaging Distributed T/H Circuit
    Liu, Zhen
    Jia, Song
    Wang, Yuan
    Ji, Lijiu
    Zhang, Xing
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1913 - 1916
12345