Double-sampling 6 bit 150 MSPS CMOS folding and interpolating ADC

被引：0
|
作者：
Dept. of Microelectronic Science, Nankai University, Tianjin 300071, China [1 ]
机构：
来源：
Guti Dianzixue Yanjiu Yu Jinzhan | 2006年 / 3卷 / 399-403期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A 1.2 V 10-bit 5MS/s low power CMOS cyclic ADC based on double-sampling technique
    Lu, Chi-Chang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (01) : 137 - 143
  • [22] A Digital Calibration Design for 10-bit Folding and Interpolating ADC
    Fan, Rong
    Zhou, Kai
    Ma, Zhuang
    Shao, Zhibiao
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 346 - 349
  • [23] A 12 bit, 50 MSample/s cascaded folding & interpolating ADC
    Vorenkamp, P
    Roovers, R
    ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 89 - 104
  • [24] Low-power CMOS folding and interpolating ADC with a fully-folding technique
    Liu, Zhen
    Wang, Yuan
    Jia, Song
    Ji, Lijiu
    Zhang, Xing
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 265 - 268
  • [25] A novel method for systematic error prediction of CMOS folding and interpolating ADC
    Babaie, Masoud
    Movahedian, Hamid
    Bakhtiar, Mehrdad Sharif
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1768 - +
  • [26] Systematic design of double-sampling ΣΔ ADC'S with modified NTF
    Rombouts, R
    De Maeyer, J
    Raman, J
    Weyten, L
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 401 - 404
  • [27] Design of 8 Bit Interpolating Flash ADC Based on CMOS Technology
    Bu, Dan
    Li, Liangyu
    Qiu, Chengjun
    3RD INTERNATIONAL CONFERENCE ON MATERIALS SCIENCE AND MECHANICAL ENGINEERING, (ICMSME 2016), 2016, : 121 - 124
  • [28] A 6-bit 340 Msps BiCMOS ADC of 1.8 V single power supply adopting folding logic
    Gendai, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (08): : 1546 - 1553
  • [29] A low power 10 bit 80 MSPS pipelined ADC in digital CMOS process
    Ray, S
    Tadeparthy, P
    Rath, SS
    Lavartmoorthy, DB
    Sujit, CPS
    Mathur, S
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 579 - 582
  • [30] Digital Encoding Module Used in a 6-bit 1.33-GS/s Folding and Interpolating ADC
    Dai, Zhiyuan
    Cao, Fubiao
    Ye, Fan
    Ren, Junyan
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 909 - 911
12345