Challenges and Trends of Nonvolatile In-Memory-Computation Circuits for AI Edge Devices

被引:36
|
作者
Hung, Je-Min [1 ]
Jhang, Chuan-Jia [1 ]
Wu, Ping-Chun [1 ]
Chiu, Yen-Cheng [1 ]
Chang, Meng-Fan [1 ]
机构
[1] Institute of Electrical Engineering, National Tsing Hua University, Hsinchu,300, Taiwan
关键词
D O I
10.1109/OJSSCS.2021.3123287
中图分类号
学科分类号
摘要
Nonvolatile memory (NVM)-based computing-in-memory (nvCIM) is a promising candidate for artificial intelligence (AI) edge devices to overcome the latency and energy consumption imposed by the movement of data between memory and processors under the von Neumann architecture. This paper explores the background and basic approaches to nvCIM implementation, including input methodologies, weight formation and placement, and readout and quantization methods. This paper outlines the major challenges in the further development of nvCIM macros and reviews trends in recent silicon-verified devices. © 2021 Institute of Electrical and Electronics Engineers Inc.. All rights reserved.
引用
收藏
页码:171 / 183
相关论文
共 50 条
  • [41] NN Algorithm Aware Alternate Layer Retraining on Computation-in-Memory for Write Variation Compensation of Non-volatile Memories at Edge AI
    Yoshikiyo, Shinsei
    Misawa, Naoko
    Matsui, Chihiro
    Takeuchi, Ken
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [42] A Nonvolatile AI-Edge Processor With SLC-MLC Hybrid ReRAM Compute-in-Memory Macro Using Current-Voltage-Hybrid Readout Scheme
    Hsu, Hung-Hsi
    Wen, Tai-Hao
    Huang, Wei-Hsing
    Khwa, Win-San
    Lo, Yun-Chen
    Jhang, Chuan-Jia
    Chin, Yu-Hsiang
    Chen, Yu-Chiao
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Tang, Kea-Tiong
    Hsieh, Chih-Cheng
    Chih, Yu-Der
    Chang, Tsung-Yung Jonathan
    Chang, Meng-Fan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (01) : 116 - 127
  • [43] Trends and challenges in design of embedded BCH error correction codes in multi-levels NAND flash memory devices
    Nabipour, Saeideh
    Javidan, Javad
    Drechsler, Rolf
    Memories - Materials, Devices, Circuits and Systems, 2024, 7
  • [44] A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices
    Hung, Je-Min
    Xue, Cheng-Xin
    Kao, Hui-Yao
    Huang, Yen-Hsiang
    Chang, Fu-Chun
    Huang, Sheng-Po
    Liu, Ta-Wei
    Jhang, Chuan-Jia
    Su, Chin-, I
    Khwa, Win-San
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Ho, Mon-Shu
    Chou, Chung-Cheng
    Chih, Yu-Der
    Chang, Tsung-Yung Jonathan
    Chang, Meng-Fan
    NATURE ELECTRONICS, 2021, 4 (12) : 921 - +
  • [45] A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices
    Je-Min Hung
    Cheng-Xin Xue
    Hui-Yao Kao
    Yen-Hsiang Huang
    Fu-Chun Chang
    Sheng-Po Huang
    Ta-Wei Liu
    Chuan-Jia Jhang
    Chin-I Su
    Win-San Khwa
    Chung-Chuan Lo
    Ren-Shuo Liu
    Chih-Cheng Hsieh
    Kea-Tiong Tang
    Mon-Shu Ho
    Chung-Cheng Chou
    Yu-Der Chih
    Tsung-Yung Jonathan Chang
    Meng-Fan Chang
    Nature Electronics, 2021, 4 : 921 - 930
  • [46] Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices
    Lou, Jie
    Freye, Florian
    Lanius, Christian
    Gemmeke, Tobias
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 665 - 670
  • [47] MLFlash-CIM: Embedded Multi-Level NOR-Flash Cell based Computing in Memory Architecture for Edge AI Devices
    Zeng, Sitao
    Zhang, Yuxin
    Zhu, Zhiguo
    Qin, Zhaolong
    Dou, Chunmeng
    Si, Xin
    Li, Qiang
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [48] Negative Capacitance FET 8T SRAM Computing in-Memory based Logic Design for Energy Efficient AI Edge Devices
    Venn, Birudu
    Kadiyam, Tirumalarao
    Penumalli, Koteswararao
    Japa, Aditya
    Sambatur, Sushma Nirmala
    Gu, Chongyan
    Yellampalli, Siva Sankar
    Vaddi, Ramesh
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [49] A 65nm 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-16ns Multiply-and-Accumulate for Binary DNN AI Edge Processors
    Chen, Wei-Hao
    Li, Kai-Xiang
    Lin, Wei-Yu
    Hsu, Kuo-Hsiang
    Li, Pin-Yi
    Yang, Cheng-Han
    Xue, Cheng-Xin
    Yang, En-Yu
    Chen, Yen-Kai
    Chang, Yun-Sheng
    Hsu, Tzu-Hsiang
    King, Ya-Chin
    Lin, Chorng-Jung
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Chang, Meng-Fan
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 494 - +
  • [50] A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips
    Su, Jian-Wei
    Chou, Yen-Chi
    Liu, Ruhui
    Liu, Ta-Wei
    Lu, Pei-Jung
    Wu, Ping-Chun
    Chung, Yen-Lin
    Hung, Li-Yang
    Ren, Jin-Sheng
    Pan, Tianlong
    Li, Sih-Han
    Chang, Shih-Chieh
    Sheu, Shyh-Shyuan
    Lo, Wei-Chung
    Wu, Chih-, I
    Si, Xin
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Chang, Meng-Fan
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 250 - +