Challenges and Trends of Nonvolatile In-Memory-Computation Circuits for AI Edge Devices

被引:36
|
作者
Hung, Je-Min [1 ]
Jhang, Chuan-Jia [1 ]
Wu, Ping-Chun [1 ]
Chiu, Yen-Cheng [1 ]
Chang, Meng-Fan [1 ]
机构
[1] Institute of Electrical Engineering, National Tsing Hua University, Hsinchu,300, Taiwan
关键词
D O I
10.1109/OJSSCS.2021.3123287
中图分类号
学科分类号
摘要
Nonvolatile memory (NVM)-based computing-in-memory (nvCIM) is a promising candidate for artificial intelligence (AI) edge devices to overcome the latency and energy consumption imposed by the movement of data between memory and processors under the von Neumann architecture. This paper explores the background and basic approaches to nvCIM implementation, including input methodologies, weight formation and placement, and readout and quantization methods. This paper outlines the major challenges in the further development of nvCIM macros and reviews trends in recent silicon-verified devices. © 2021 Institute of Electrical and Electronics Engineers Inc.. All rights reserved.
引用
收藏
页码:171 / 183
相关论文
共 50 条
  • [31] AI Edge Devices Using Computing-In-Memory and Processing-In-Sensor: From System to Device
    Hsu, Tzu-Hsiang
    Chiu, Yen-Cheng
    Wei, Wei-Chen
    Lo, Yun-Chen
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Tang, Kea-Tiong
    Chang, Meng-Fan
    Hsieh, Chih-Cheng
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [32] A CMOS-integrated compute-in-memory macro based on resistive random-access memory for AI edge devices
    Cheng-Xin Xue
    Yen-Cheng Chiu
    Ta-Wei Liu
    Tsung-Yuan Huang
    Je-Syu Liu
    Ting-Wei Chang
    Hui-Yao Kao
    Jing-Hong Wang
    Shih-Ying Wei
    Chun-Ying Lee
    Sheng-Po Huang
    Je-Min Hung
    Shih-Hsih Teng
    Wei-Chen Wei
    Yi-Ren Chen
    Tzu-Hsiang Hsu
    Yen-Kai Chen
    Yun-Chen Lo
    Tai-Hsing Wen
    Chung-Chuan Lo
    Ren-Shuo Liu
    Chih-Cheng Hsieh
    Kea-Tiong Tang
    Mon-Shu Ho
    Chin-Yi Su
    Chung-Cheng Chou
    Yu-Der Chih
    Meng-Fan Chang
    Nature Electronics, 2021, 4 : 81 - 90
  • [33] A CMOS-integrated compute-in-memory macro based on resistive random-access memory for AI edge devices
    Xue, Cheng-Xin
    Chiu, Yen-Cheng
    Liu, Ta-Wei
    Huang, Tsung-Yuan
    Liu, Je-Syu
    Chang, Ting-Wei
    Kao, Hui-Yao
    Wang, Jing-Hong
    Wei, Shih-Ying
    Lee, Chun-Ying
    Huang, Sheng-Po
    Hung, Je-Min
    Teng, Shih-Hsih
    Wei, Wei-Chen
    Chen, Yi-Ren
    Hsu, Tzu-Hsiang
    Chen, Yen-Kai
    Lo, Yun-Chen
    Wen, Tai-Hsing
    Lo, Chung-Chuan
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Ho, Mon-Shu
    Su, Chin-Yi
    Chou, Chung-Cheng
    Chih, Yu-Der
    Chang, Meng-Fan
    NATURE ELECTRONICS, 2021, 4 (01) : 81 - 90
  • [34] Human Emotion Based Real-time Memory and Computation Management on Resource-Limited Edge Devices
    Wei, Yijie
    Zhong, Zhiwei
    Gu, Jie
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 487 - 492
  • [35] Design memristor-based computing-in-memory for AI accelerators considering the interplay between devices, circuits, and system
    Junjie AN
    Linfang WANG
    Wang YE
    Weizeng LI
    Hanghang GAO
    Zhi LI
    Zhidao ZHOU
    Jinghui TIAN
    Jianfeng GAO
    Chunmeng DOU
    Qi LIU
    ScienceChina(InformationSciences), 2023, 66 (08) : 243 - 253
  • [36] Design memristor-based computing-in-memory for AI accelerators considering the interplay between devices, circuits, and system
    An, Junjie
    Wang, Linfang
    Ye, Wang
    Li, Weizeng
    Gao, Hanghang
    Li, Zhi
    Zhou, Zhidao
    Tian, Jinghui
    Gao, Jianfeng
    Dou, Chunmeng
    Liu, Qi
    SCIENCE CHINA-INFORMATION SCIENCES, 2023, 66 (08)
  • [37] A CFMB STT-MRAM-Based Computing-in-Memory Proposal With Cascade Computing Unit for Edge AI Devices
    Zhou, Yongliang
    Zhou, Zixuan
    Wei, Yiming
    Yang, Zhen
    Lin, Xiao
    Dai, Chenghu
    Hao, Licai
    Peng, Chunyu
    Cai, Hao
    Wu, Xiulong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 187 - 200
  • [38] R-inmac: 10T SRAM based reconfigurable and efficient in-memory advance computation for edge devices
    Narendra Singh Dhakad
    Eshika Chittora
    Vishal Sharma
    Santosh Kumar Vishvakarma
    Analog Integrated Circuits and Signal Processing, 2023, 116 : 161 - 184
  • [39] R-inmac: 10T SRAM based reconfigurable and efficient in-memory advance computation for edge devices
    Dhakad, Narendra Singh
    Chittora, Eshika
    Sharma, Vishal
    Vishvakarma, Santosh Kumar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 116 (03) : 161 - 184
  • [40] A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors
    Si, Xin
    Chen, Jia-Jing
    Tu, Yung-Ning
    Huang, Wei-Hsing
    Wang, Jing-Hong
    Chiu, Yen-Cheng
    Wei, Wei-Chen
    Wu, Ssu-Yen
    Sun, Xiaoyu
    Liu, Rui
    Yu, Shimeng
    Liu, Ren-Shuo
    Hsieh, Chih-Cheng
    Tang, Kea-Tiong
    Li, Qiang
    Chang, Meng-Fan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (01) : 189 - 202