GraphAGILE: An FPGA-based Overlay Accelerator for Low-latency GNN Inference

被引：0

作者：

Zhang, Bingyi ^{[1
]}

Zeng, Hanqing ^{[1
]}

Prasanna, Viktor ^{[1
]}

机构：

[1] The Department of Electrical and Computer Engineering, University of Southern California, Los Angeles,CA,90089, United States

来源：

arXiv | 2023年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Convolutional codes - Dynamic loads - Integrated circuit design - Matrix algebra - Memory architecture - Network architecture - Neural network models - Program compilers

引用

共 50 条

[41] Low-Latency CoAP Processing in FPGA for the Internet of Things
Brasilino, Lucas R. B.
Swany, Martin
2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), 2019, : 1057 - 1064
[42] LOW-LATENCY CONNECTED COMPONENT LABELING USING AN FPGA
Ito, Yasuaki
Nakano, Koji
INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2010, 21 (03) : 405 - 425
[43] Low-Latency Modular Packet Header Parser for FPGA
Pus, Viktor
Kekely, Lukas
Korenek, Jan
PROCEEDINGS OF THE EIGHTH ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'12), 2012, : 77 - 78
[44] Scalable Low-Latency Inter-FPGA Networks
Kien Trung Pham
Truong Thao Nguyen
Yamaguchi, Hiroshi
Urino, Yutaka
Koibuchi, Michihiro
2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2022), 2022, : 234 - 245
[45] GRNN: Low-Latency and Scalable RNN Inference on GPUs
Holmes, Connor
Mawhirter, Daniel
He, Yuxiong
Yan, Feng
Wu, Bo
PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), 2019,
[46] Low-Latency Asynchronous Logic Design for Inference at the Edge
Wheeldon, Adrian
Yakovlev, Alex
Shafik, Rishad
Morris, Jordan
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 370 - 373
[47] DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect
Jain, Abhishek Kumar
Li, Xiangwei
Singhai, Pranjul
Maskell, Douglas L.
Fahmy, Suhaib A.
2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 1 - 8
[48] Low-latency decoder for quasi-cyclic LDPC codes based on FPGA
The Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
不详
不详
Beijing Ligong Daxue Xuebao, 2013, 7 (732-735):
[49] FPGA-Based Vehicle Detection and Tracking Accelerator
Zhai, Jiaqi
Li, Bin
Lv, Shunsen
Zhou, Qinglei
SENSORS, 2023, 23 (04)
[50] An FPGA-based Hardware Accelerator for Iris Segmentation
Avey, Joe
Jones, Phillip
Zambreno, Joseph
2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,

← 1 2 3 4 5 →