GraphAGILE: An FPGA-based Overlay Accelerator for Low-latency GNN Inference

被引：0

作者：

Zhang, Bingyi ^{[1
]}

Zeng, Hanqing ^{[1
]}

Prasanna, Viktor ^{[1
]}

机构：

[1] The Department of Electrical and Computer Engineering, University of Southern California, Los Angeles,CA,90089, United States

来源：

arXiv | 2023年

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Convolutional codes - Dynamic loads - Integrated circuit design - Matrix algebra - Memory architecture - Network architecture - Neural network models - Program compilers

引用

共 50 条

[21] Low-latency FPGA Based Financial Data Feed Handler
Pottathuparambil, Robin
Coyne, Jack
Allred, Jeffrey
Lynch, William
Natoli, Vincent
2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 93 - 96
[22] FPGA Based Low-Latency Market Data Feed Handler
Zhou, Liyuan
Jiang, Jiang
Liao, Ruochen
Yang, Tianyi
Wang, Chang
COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2014, 2015, 491 : 69 - 77
[23] OVERVIEW OF A FPGA-BASED OVERLAY PROCESSOR
Yu, Yunxuan
Wu, Chen
Shi, Xiao
He, Lei
2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
[24] An FPGA-Based Low Latency AWG for Superconducting Quantum Computers
Yang, Yuchen
Shen, Zhongtao
Zhu, Xing
Deng, Chunqing
Liu, Shubin
An, Qi
2021 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC 2021), 2021,
[25] A Flexible FPGA-Based Accelerator for Efficient Inference of Multi-Precision CNNs
Liu, Xinyan
Wu, Xiao
Shao, Haiku
Wang, Zhongfeng
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[26] A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise Mapping and Dataflow
Kim, Minsik
Oh, Kyoungseok
Cho, Youngmock
Seo, Hojin
Nguyen, Xuan Truong
Lee, Hyuk-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (03) : 1158 - 1171
[27] Low-Latency Distance Protective Relay on FPGA
Wang, Yifan
Dinavahi, Venkata
IEEE TRANSACTIONS ON SMART GRID, 2014, 5 (02) : 896 - 905
[28] Low-Latency Distance Protective Relay on FPGA
Wang, Yifan
Dinavahi, Venkata
2014 IEEE PES GENERAL MEETING - CONFERENCE & EXPOSITION, 2014,
[29] Knowledge boosting during low-latency inference
Srinivas, Vidya
Itani, Malek
Chen, Tuochao
Eskimez, Emre Sefik
Yoshioka, Takuya
Gollakota, Shyamnath
INTERSPEECH 2024, 2024, : 4338 - 4342
[30] A Heterogeneous FPGA-based Accelerator Design for Efficient and Low-cost Point Clouds Deep Learning Inference
Xu, Jinling
Wang, Yonggui
Zhouy, Wenbiao
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2725 - 2729

← 1 2 3 4 5 →