Clock-gating approach to low power domino circuit synthesis

被引：0
|
作者：
机构：
[1] Kadiyala, Sai P.
[2] Samanta, Debasis
来源：
| 1600年 / Acta Press卷 / 36期
关键词：
19;
D O I：
10.2316/Journal.202.2014.4.202-3938
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] A novel approach to domino circuit synthesis
    Parmar, Dhiren M.
    Sarma, M.
    Samanta, D.
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 401 - +
  • [42] Low Power Sorters Using Clock Gating
    Preethi
    Mohan, K. G.
    Kumar, Sudeendra K.
    Mahapatra, K. K.
    2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 6 - 11
  • [43] Low Power Clock Gating for Shift Register
    Sohn, Ki-Sung
    Han, Da-In
    Baek, Ki-Ju
    Kim, Nam-Soo
    Kim, Yeong-Seuk
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (08) : 1447 - 1448
  • [44] Module binding for low power clock gating
    Cheng, Chun-Hua
    Huang, Shih-Hsu
    Tu, Wen-Pin
    IEICE ELECTRONICS EXPRESS, 2008, 5 (18): : 762 - 768
  • [45] Low power technique in domino logic circuit
    Vaish, Neha
    Kumar, Sampath V.
    2015 4TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2015,
  • [46] Stretching the limits of clock-gating efficiency in server-class processors
    Jacobson, H
    Bose, P
    Hu, ZG
    Buyuktosunoglu, A
    Zyuban, V
    Eickemeyer, R
    Eisen, L
    Griswell, J
    11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, : 238 - 242
  • [47] Hybrid Approach of Within-Clock Power Gating and Normal Power Gating to Reduce Power
    Nath, Debanjali
    Choudhury, Priyanka
    Pradhan, Sambhu Nath
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (05)
  • [48] LRCG: Latch-based Random Clock-Gating for Preventing Power Analysis Side-Channel Attacks
    Tanimura, Kazuyuki
    Dutt, Nikil D.
    CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 453 - 462
  • [49] Detection of Malicious Threats Exploiting Clock-Gating Hardware Using Machine Learning
    Kose, Nuri Alperen
    Jinad, Razaq
    Rasheed, Amar
    Shashidhar, Narasimha
    Baza, Mohamed
    Alshahrani, Hani
    SENSORS, 2024, 24 (03)
  • [50] Activity correlation-based clustering clock-gating technique for digital filters
    Tong, Q.
    Choi, K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (07) : 1095 - 1106
12345