Clock-gating approach to low power domino circuit synthesis

被引：0
|
作者：
机构：
[1] Kadiyala, Sai P.
[2] Samanta, Debasis
来源：
| 1600年 / Acta Press卷 / 36期
关键词：
19;
D O I：
10.2316/Journal.202.2014.4.202-3938
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques
    Ratkovic, Ivan
    Palomar, Oscar
    Stanic, Milan
    Unsal, Osman
    Cristal, Adrian
    Valero, Mateo
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 362 - 367
  • [32] Harmonic Rejection Mixing Techniques Using Clock-Gating
    Rafi, Aslam A.
    Viswanathan, T. R.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (08) : 1862 - 1874
  • [33] MCBCG: Model Checking Based Sequential Clock-Gating
    Ahuja, Sumit
    Shukla, Sandeep
    2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, 2009, : 20 - 25
  • [34] Optimization of clock-gating Structures for low-leakage high-performance Applications
    Castro, Javier
    Parra, Pilar
    Acosta, Antonio J.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3220 - 3223
  • [35] Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add
    Ratkovic, Ivan
    Palomar, Oscar
    Stanic, Milan
    Unsal, Osman Sabri
    Cristal, Adrian
    Valero, Mateo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (04) : 639 - 652
  • [36] A Comprehensive Operand-Aware Dynamic Clock Gating Scheme for Low-Power Domino Logic
    Farah, Salim
    Ayoumi, Magdy
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 349 - 354
  • [37] The Influence of Clock-Gating On NBTI-Induced Delay Degradation
    Pachito, J.
    Martins, C. V.
    Semiao, J.
    Santos, M.
    Teixeira, I. C.
    Teixeira, J. P.
    2012 IEEE 18TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2012, : 61 - 66
  • [38] Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs
    Bezati, Endri
    Casale-Brunet, Simone
    Mattavelli, Marco
    Janneck, Jorn W.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (04) : 699 - 703
  • [39] A Clock-gating Based Capture Power Droop Reduction Methodology for At-Speed Scan Testing
    Yang, Bo
    Sanghani, Amit
    Sarangi, Shantanu
    Liu, Chunsheng
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 197 - 203
  • [40] Low-Power FSM Synthesis Based on Automated Power and Clock Gating Technique
    Nag, Abhishek
    Das, Subhajit
    Pradhan, Sambhu Nath
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (05)
12345