A new sense amplifier for submicron CMOS technology memories

被引：0

作者：

Tsiatouhas, Y. ^{[1
]}

Chrisanthopoulos, A. ^{[1
]}

Haniotakis, Th. ^{[1
,2
]}

Kamoulakos, G. ^{[1
]}

机构：

[1] Integrated Systems Development S.A., 22 K.Varnali Str., 152 33 Halandri, Athens, Greece

[2] Univ. of Athens, Dept. of Informatics

来源：

Advances in Physics, Electronics and Signal Processing Applications | 2000年

关键词：

Capacitance - CMOS integrated circuits - Computer aided logic design - Computer simulation - Digital storage - Electric delay lines - Electric inverters - Flash memory;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

In this paper a new sense amplifier is presented which is suitable for current sensing in SRAM and Flash memories. The proposed sense amplifier is characterised by its small area overhead and its low power operation. This design utilises only three transistors in the pitch of the bit lines for the sensing of the stored value in the selected memory cell. Compact layout designs and simulations in 0.25μm CMOS technology have been carried out to evaluate the efficiency of the proposed sensor.

引用

页码：90 / 93

共 50 条

[31] Deep submicron CMOS based on silicon germanium technology
ONeill, AG
Antoniadis, DA
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 911 - 918
[32] TEM characterisation of LOPOS structures for submicron CMOS technology
Romano-Rodriguez, A.
Norstroem, H.
Vanhellemont, J.
Micron and Microscopica Acta, 1990, 21 (04):
[33] Precision resistor integration into a submicron silicided CMOS technology
Miles, GL
Grellner, F
Jamison, PC
ULSI PROCESS INTEGRATION, 1999, 99 (18): : 353 - 359
[34] A SUBMICRON CMOS TECHNOLOGY WITH NOVEL BIPOLAR-TRANSISTORS
YAO, CC
TZOU, JJ
CHEUNG, R
CHAN, H
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C117 - C117
[35] A vertical hall device in standard submicron CMOS technology
Pascal, Joris
Hebrard, Luc
Kammerer, Jean-Baptiste
Frick, Vincent
Blonde, Jean-Philippe
2007 IEEE SENSORS, VOLS 1-3, 2007, : 1480 - 1483
[36] Energy efficient signaling in deep submicron CMOS technology
Ben Dhaou, I
Sundararajan, V
Tenhunen, H
Parhi, KK
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 319 - 324
[37] Implementation of Sense Amplifier in 0.18-μm CMOS Process
Rahman, L. F.
Reaz, M. B. I.
Ali, M. A. M.
Marufuzzaman, M.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2012, 120 (04) : 113 - 116
[38] Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization
Li, Yan
Schneider, Helmut
Schnabel, Florian
Thewes, Roland
Schmitt-Landsiedel, Doris
INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 126 - +
[39] Current Sense Amplifier Design with CMOS-memristive circuits
Amanzholov, Yerlan
Krestinskaya, Olga
2018 2ND INTERNATIONAL CONFERENCE ON COMPUTING AND NETWORK COMMUNICATIONS (COCONET), 2018, : 231 - 234
[40] A chopper-based CMOS current sense instrumentation amplifier
Cristoforou, Y
IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 271 - 273

← 1 2 3 4 5 →